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Demands for wireless communication are ever-escalating for consumer and military 
communication applications. The requirements of portability, more functionality and lower cost 
have been driving forces toward smaller, more sophisticated and flexible wireless devices with 
lower power consumption. To meet these requirements, monolithically integrated passive 
inductors with high Q-factors and high self-resonant frequencies are desirable. Q-factor and self-
resonant frequency of an inductor are significantly degraded at high frequencies due to 
conductor ohmic loss, magnetically induced eddy current in the conductive substrate, and lower 
self-resonant frequency from capacitance between conductive substrate and conductors. 
In this dissertation, novel three-dimensional arch-like solenoid and dome-shaped spiral 
inductors are designed, fabricated, and characterized. MEMS-based fabrication techniques such 
as copper electroplating through voids in thick SU-8 photoresist molds and EAGLE2100 
conformal photoresist molds on sacrificial arch-like or dome-shape SJR5740 photoresist mounds 
are utilized. An air gap between the inductor and the silicon substrate is used to reduce the 
degradations of inductor performance. According to the Sonnet electromagnetic simulations, 30 
µm air-gap suspension over the substrate is an adequate choice for these inductors. Suspended 
arch-like solenoid copper inductor has flat bottom conductor connected to arch-like top 
conductor with an air core in between. This design has only 2 contact points per inductor turn to 
minimize series resistance. Suspended dome-shaped spiral copper inductor is fabricated on a 
sacrificial photoresist dome with the outer end connected to one probe pad, and the inner end 
connected to the other probe pad through vias and an air-bridge. The sidewalls of spiral turns in 
this design overlap less with each other thereby reducing inter-turn capacitances. 
 xiv
Fabricated inductors are characterized and modeled at high frequencies from S-parameter 
measurements. ABCD-parameters, derived from the S-parameters are translated into a simplified 
physical π-model. The resulting arch-like suspended inductors with 2-5 turns have inductances 
between 0.62 to 0.79 nH, peak Q-factor values between 15.42 to 17 at peak-Q frequencies 
between 4.7 GHz to 7.0 GHz, and self-resonant frequencies between 47.6 GHz to 88.6 GHz. The 
3-turn dome-shaped spiral inductor has inductance of 3.37 nH, peak Q-factor of 35.9 at 1.65 





Marked by his famous 1959 observation: There’s Plenty of Room at The Bottom, Richard 
P. Feynman envisioned opportunities of manipulation and control of things on a small scale [1]. 
Based on scaling approach, a new field of scientific inquiry namely miniaturization of systems 
has evolved into a field of Microelectromechanical Systems (MEMS) in which electronics, 
mechanics, chemistry, biology and optics are miniaturized and integrated. Scaling approach has 
exceptionally well worked in Integrated Circuit (IC) technology in which the number of 
electronic devices integrated and miniaturized on a semiconductor chip has grown from less than 
10 in the 1960’s to over a billion in the 1990’s. 
This success motivated the extension of two-dimensional IC manufacturing techniques to 
three-dimensional domain in the MEMS field. MEMS technologies utilize several fabrication 
techniques including bulk micromachining, surface micro-machining, wafer bonding, LIGA 
(German acronym: RoentgenLithographie Galvanik Abformung, in other words X-ray 
lithography, electrodeposition, and molding) [2] and LIGA-like techniques using conventional 
ultraviolet (UV) lithography to realize three-dimensional structures and devices. MEMS 
technologies enable miniaturization of microstuctures, devices and systems through batch 
fabrications and demonstrate many advantages of the state-of-the-art integrated circuit (IC) 
fabrication technology. Some of these advantages can be stated in terms of cost reduction 
through batch fabrication, significant size reduction through dimension downscaling, and more 
complex structures through sophisticated three-dimensional fabrication techniques. Utilizing 
materials and fabrication techniques compatible with conventional IC technologies, electrical, 
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mechanical or optical structures can be monolithically integrated with electronic circuitry 
providing complete systems with more functions and intelligence. These MEMS technologies 
have been used to enhance performance over their conventional counterparts in many devices 
such as pressure sensors [3], accelerometers [4], micro-optics [5], and radio frequency (RF) 
devices [6]. 
1.1 Motivation 
In communication applications, military and consumer demands for wireless 
communication products such as military communications, aviation, navigations, data links, 
global positioning systems (GPS) as well as other personal communications (cellular phones, 
pagers, wireless computing), are ever-escalating.  
Increasing the operating frequencies of wireless communication devices is one of many 
solutions to expand the number of communication channels to meet increasing demands for 
higher capacity. Other solutions may utilize high-speed modulation techniques or improve 
efficiency of RF devices at higher frequencies. Developments of high efficiency wireless 
communication devices operating at higher frequencies are, hence, are essential. 
Increasing high-capacity demands also impose higher requirements on electronics circuits 
and systems design for wireless communication devices. In today’s society, there is a high 
possibility that multiple communication transmitters and receivers exist near each other. 
Sophisticated anti-jam and identification functions are required in these communication systems 
in utilizing multiple devices. These requirements have been a continuous driving force for 
technological movement toward smaller and more secure communication systems that have 
better portability, more functionality, lower cost and lower power consumption. Major hurdles 
that need to be crossed to meet these goals include circuit power dissipation, electromagnetic 
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compatibility and system complexity. In order to be attractive to the consumers, these wireless 
communication devices must satisfy both high-speed requirement and low system cost. 
Operating simultaneous multiple transmitters and receivers at the same site requires 
highly frequency selective transmission, high dynamic range reception (ability of the receiver to 
handle weak and strong signals over a frequency range) and exceptional filtering at both 
transmitter and receiver ends to ensure non-interference with each other. Anti-jam operations 
require highly selective filters [6]. 
Currently, combinations of monolithic microwave circuits made of GaAs field effect 
transistors (FET), p-i-n (PIN) diodes and varactor diodes are used to achieve filtering, switching 
and tuning functions. Unfortunately, these configurations have many disadvantages such as high 
power consumption, low reliability and high manufacturing cost (use of GaAs technology). RF 
performance of these monolithic microwave integrated circuits (MMICs) is low as additional 
gain enhancement circuits are needed to be integrated into the system which increases power 
consumption.  
High-frequency wireless communication devices are also fabricated by a hybrid 
combination of GaAs MMIC on-chip circuitry with off-chip passive components such as ceramic 
and surface acoustic wave (SAW) filters, to achieve low power consumption and high 
performance. Unfortunately, this configuration is facing more challenging problems in 
packaging, system size reduction and manufacturing costs due to complex functional 
requirements. 
Due to advances of high-speed complementary metal-oxide-semiconductor (CMOS) IC 
technology, many researchers are investigating the migration from the expensive GaAs MMIC 
technology to the cheaper silicon IC technology. According to the 2001 International Technology 
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Roadmap for Semiconductors issued by the Semiconductor Industry Association (SIA), the 0.13 
µm CMOS IC technology can provide speed that is high enough to handle current wireless 
communications devices (unity gain cut-off frequency (fT) and maximum oscillation frequency 
(fmax) above 40 GHz). Higher fT and fmax up to the range above 100 GHz are expected from the 
CMOS generation of the year 2012. CMOS microprocessors operating at 28.751 GHz are 
expected by 2016 [7]. To this end, integration of wireless circuits and components on a silicon 
chip is promising as it has sufficient circuit speed from CMOS transistors and low system 
fabrication cost associated with CMOS fabrication process.  
Several wireless circuit building blocks such as mixers and low-noise amplifiers have 
been integrated monolithically on a single CMOS chip while others have yet not been 
monolithically integrated due to their poor post-integration performance. Frequency selective 
circuits such as frequency synthesizers and high quality filters are among the most difficult 
modules to integrate. The toughest problem in integration of these modules on a CMOS chip is 
the phase noise [8]. Noise at high frequencies can be represented by a noise-vector made of two 
orthogonal vectors of amplitude noise and phase noise. The amplitude noise vector points in the 
same direction as the signal vector and represents the familiar noise in signal amplitude. The 
phase noise vector points in the direction of angle rotation and represents noise in signal phase. 
In order to ensure a large number of communication channels, very narrow channel 
spacing has been used in consumer telecommunication networks such as the Global System for 
Mobile communications (GSM). In this standard, the generated signal must be near pure 
sinusoidal, with extremely low single side-band phase noise level at or below –100 dBc/Hz at 
frequency of 10 kHz away from the carrier [9]. In order to meet this requirement, building low 
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power-consumption and low phase-noise integrated oscillator is extremely desirable. This can be 
achieved by selective response frequency of an LC-tank circuit [10]. 
In order to build low-power frequency-selective circuits such as filters and LC-tank 
oscillators, high quality passive inductors are needed. The quality of inductor performance could 
be evaluated in terms of quality factor (Q-factor) and self-resonant frequency. Q-factor indicates 
energy losses in the inductor and is defined as the ratio of the electrical energy stored in the 
inductor to the energy dissipated per cycle, the ratio of real to imaginary parts of the complex 
impedance. The ratio of reactance to equivalent series resistance of the inductor demonstrates 
how well the energy can be stored in reactive part and how easily energy can be dissipated in the 
resistive part. An ideal passive inductor has zero equivalent series resistance rendering infinite Q-
factor. Self-resonant frequency is the frequency at which high frequency behavior of the inductor 
turns from inductive to capacitive. This frequency is the indicator of the upper frequency limit at 
which the inductor can be used. In practice, self-resonant frequency should be much higher than 
the operating frequency of the inductor. 
Since current CMOS IC technologies do not offer high-performance RF elements 
necessary for high frequency circuits, introduction of monolithically integrated RF MEMS 
technology to enhance RF functions of high-speed IC chips has enormous potential to improve 
performance of wireless communication systems. Applications of MEMS technologies for both 
passive and active RF devices have been vigorously investigated. These devices include MEMS 
switches [11], mechanical resonators and filters [12], frequency synthesizers using MEMS-based 
passive elements such as tunable capacitors and high quality-factor (high-Q) inductors [13, 14]. 
For many cases, a single MEMS element can be used as an entire solid-state circuit with 
better performance. In contrast, discrete passive components suffer largely from high frequency 
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losses due to parasitic capacitances of the bond pads, bond wires, packaging leads and the circuit 
board traces. These losses make off-chip circuit configurations less desirable at high frequencies, 
and generated the demand for monolithic integration solutions. Because of several advantages, 
monolithic integration of MEMS-based high frequency passive components with high-speed 
CMOS chip is very desirable. 
In applying MEMS technologies to wireless communication systems, an important issue 
arises as to how these MEMS-based components are integrated onto a semiconductor chip with 
performance at high frequencies comparable to that of off-chip counterparts. It has been known 
that electrical performances of integrated passive elements degrade considerably due to parasitic 
effects such as stray capacitance and substrate losses [15-18]. 
Due to these problems, achieving better performance of passive on-chip components at 
high frequencies is technically challenging. This study will focus on fabrication and high 
frequency characterization of high quality on-chip solenoid and spiral RF inductors fabricated 
with MEMS approach using CMOS compatible post-IC micromachining technologies. 
1.2 Review of Previous Work 
A survey of previous efforts in developments and implementations of integrated inductors 
in both planar IC and MEMS approaches is carried out. Organized by electrical and physical 
characteristics, integrated micro-inductors can be divided into three major categories: integrated 
active inductors; planar on-chip passive inductors; and three-dimensional on-chip passive 
inductors. The planar IC approach includes integrated active inductors and VLSI-based passive 
spiral inductors. The active inductors result from transistors operating under certain circuit 
configurations. The VLSI-based passive spiral inductors are simply metal tracks built from metal 
interconnects such as aluminum or copper. The three-dimensional approach includes solenoid 
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inductors with and without cores, and micromachined spiral inductors. The following subsections 
review these inductors in detail. 
1.2.1 Integrated Active Inductors 
Simulated inductance using microwave active elements was investigated as early as late 
1960s [8]. The idea started from using a single transistor and feedback techniques to generate an 
inductive output. High frequency active inductors have been implemented with advanced high-
speed active elements such as metal semiconductor field effect transistors (MESFET), hetero-
junction bipolar transistors (HBT), and high electron mobility transistors (HEMT), high 
frequency active inductors had been implemented.  
Hera et al. proposed active inductor circuit with MESFET topology [19] as shown in 
Figure 1.1 (a). This active inductor utilizes two GaAs-based MESFETs and a feedback resistor. 
The dimension of the inductor circuit is only 0.15 µm2 and is independent of the inductance 
value, which is determined by the value of the feedback resistor. The two-port floating active 
inductors of 3-7 nH and equivalent series resistance of 20-30 Ohms were fabricated on a GaAs 
substrate as a part of miniaturized wide-band amplifiers using MESFETs that have a typical cut-
off frequency of 21 GHz. The fabricated two-port active inductors exhibit inductive behavior up 
to 5 GHz only at one of two ports due to severe asymmetry between the two ports. Therefore 
active inductors of this type must be used as one-port devices by connecting the non-inductive 
port to ground. Hara et al. did not report characterizion of Q-factors of these inductors.  
Kaunisto et al. proposed active inductors resulting from circuit topology as shown in 
Figure 1.1 (b) based on GaAs and bipolar technologies [22]. The best simulations resulted in 
maximum Q-factors of one-port active inductors near 500 at frequency near 2 GHz and 



















Figure 1.1: Network topologies of active inductor-simulating circuits by Hara et al. 
(a), R. Kaunisto et al. (b), and H. Hayashi et al. (c). 
 
The use of bipolar active elements was suggested to reduce operating current and power 
consumption compared to MESFET active inductors. The active inductors proposed by Hayashi 
et al. [23] with network topology as shown in Figure 1.1 (c) were constructed from three 
InAlAs/InGaAs/InP high electron mobility transistors of fT and fmax values of 140 and 180 GHz, 










one of three HEMTs to compensate for the internal losses in the transistors and their DC bias 
circuits. The Q-factors of these one-port HEMT active inductors are at least 100 at frequencies 
between 6 to 20 GHz, and are greater than 1000 at frequencies between 7 to 15 GHz. Power 
consumption of these active inductors is at least 54 mW. 
Although active inductors yield very high Q-factor, they suffer from problems that finally 
degrade their high frequency performances. The biggest problem associated integrated active 
inductors is contribution of noise to other circuits on the same chip. It has been shown that an 
active inductor affects poorly on the phase noise level of an LC-tuned oscillator, both in terms of 
equivalent current and voltage noise [9]. 
Another disadvantage of active inductors is the severe asymmetry if they are arranged in 
floating two-port configuration. This allows only one-port operation in which the less inductive 
port is grounded. In addition, active inductors have a high value of power consumption. 
Therefore, they are not suitable for portable wireless communication transceiver applications. 
1.2.2 Planar On-chip Passive Inductors 
Due to several disadvantages of active inductor described in subsection 1.2.1, integration 
of passive inductors onto the wireless circuitry chip is necessary in order to achieve reasonably 
high-Q inductors with low power consumption and low noise. Planar spiral has been earliest 
configuration of integrated passive inductors studied and implemented. Being fabricated from 
traces of metal, spiral inductors have been widely used in GaAs MMICs. Similarly, they have 
been extensively used as printed inductors on printed circuit boards (PCB) for RF consumer 
applications [24]. The popular spiral geometries include square, hexagonal, octagonal or circular 
shapes. The most popular shape has been the square spiral due to the ease of layout drawing by 
all layout software tools as well as e-beam patterning tools. 
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Due to lower cost of silicon high-speed integrated circuits, there have been endeavors to 
migrate planar spiral inductors from more expensive GaAs to silicon ICs. Nguyen et al. [25] 
fabricated planar spiral inductors onto standard silicon IC chip along with conventional 
integrated capacitors to build LC passive filters. The nine- and four- turns aluminum inductors 
occupying 230 and 150 square microns have inductance of 9.7 nH and 1.9 nH with peak Q-
factors of 3 at 0.9 GHz and 8 at 4.1 GHz, respectively. Their self-resonant frequencies were 2.47 
GHz for the 9-turn inductor and 9.7 GHz for the 4-turn inductors.  
Since copper has low resistivity, Burghartz et al. used Cu-damascene technology, utilized 
in modern interconnect technology as the conductor material for spiral inductors [26]. 
Furthermore, three groups of inductors were fabricated on 10 Ω-cm silicon, high resistivity 
silicon, and sapphire substrates separately. It was found that Q-factors of spiral inductors 
fabricated on lower resistivity substrates such as 10 Ω-cm silicon, were lower than those 
fabricated on higher resistivity silicon substrates and sapphire. The value of Q-factor of a 1.4 nH 
inductor fabricated on sapphire substrate was approximately 40 at 5.8 GHz. 
Based on the same principle, Choong-Mo et al. fabricated planar spiral inductors made of 
gold on a high resistivity substrate of thick oxidized porous silicon in order to increase resistivity 
of the substrate underlying the inductors [27]. In this work, a 6.29 nH 4.5–turns inductor with 
peak Q-factor of 13.3 at 4.6 GHz and self-resonant frequency of 13.8 GHz was achieved. 
Another way of Q-factor improvements is to reduce the series resistance of the spiral 
conductors, which can be done by increasing the thickness of spiral conductors. Burghartz et al. 
utilized structural design of a 5-level metal interconnect option provided by VLSI design 
technology [28]. In order to increase the thickness of conductors, three layer spiral traces were 
designed and fabricated on top of each other. These layers of spiral traces were combined 
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together by several vias throughout the conductor area, resulting in a composite conductor with 
high conductance. The inductors were fabricated on top of a silicon chip containing bipolar 
complementary metal oxide semiconductor (BiCMOS) circuitry. The inductors of 1.45-5.1 nH 
with peak Q-factor ranging from 8-24 were obtained. 
Besides utilizing the above mentioned planar IC technologies for improved Q-factor 
values, several efforts are being made to fabricate structures using MEMS-based technologies. 
Next subsection discusses applications of these technologies to three-dimensional on-chip 
inductors, both of spiral and solenoid variety. 
1.2.3 Three-dimensional On-chip Passive Inductors 
In this subsection, improvements of spiral inductors and implementations of solenoid 
three-dimensional inductors using micromachining techniques are discussed. Two widely used 
micromachining approaches include partial removal of lossy substrate material from underneath 
the inductor and raising of the inductor from the substrate surface. 
In the former approach, Chang et al. fabricated a spiral inductor on a silicon substrate 
containing a 2-µm linewidth CMOS RF amplifier [29]. Aiming to reduce the substrate parasitic 
effects, a partial portion of substrate bulk material is anisotropically removed by silicon wet 
etching to create a 200-500 µm deep air-gap underneath the spiral inductor. Two identical 
suspended spiral inductors of 100 nH each were used as the load of a balanced amplifier that was 
tuned to a 800 MHz center frequency. The CMOS amplifier demonstrated considerably high gain 
of 14 dB at 770 MHz after partial substrate removal with power consumption of only 7 mW. 
With improvements of substrate etching processes, Rofougaran et al. integrated a better version 
of suspended spiral inductors with a 1 µm linewidth CMOS low-noise amplifier and a down-
conversion mixer circuit operating at 1 GHz [30].  
 12
Ribas et al. applied partial substrate removal to a planar spiral inductor on GaAs HEMT 
MMIC [31]. Although GaAs substrates are already semi-insulating, this effort was aimed to 
reduce the parasitic capacitances of the spiral traces and the backside ground plane. Bulk GaAs 
substrate was selectively removed by a maskless wet etching process in a citric acid solution. 
Measurement results showed that the coupling capacitance between the metal traces and the 
GaAs substrate were considerably reduced but the fringing capacitance between spiral metal 
turns was not lower. The inductor has a Q-factor of 16 and self-resonant frequency up to 16 GHz. 
It was suggested that removal of bulk substrate changes relative permittivity of GaAs underneath 
the inductor from 12.9 to that of air or unity resulting in exponential decrease of the effective 
permittivity. By removing the substrate material underneath the inductor, the coupling capacitors 
between spiral traces, and the substrate should decrease by half.  
Another approach to reduce substrate parasitic effects is to raise the inductor body so that 
it is suspended in air above the substrate by inserting metallic spacers. Yoon et al. fabricated one-
port suspended spiral inductor using electroplated nickel as a metallic sacrificial mold and copper 
as a structural material [32]. Two copper posts, one at the core center, another at the output port, 
were fabricated before the spiral tracks. When the metallic sacrificial nickel mold was selectively 
etched away, the copper posts become the support of the suspended inductors. From the 
experimental results, it was speculated that if the spiral traces were raised up at least 30 µm from 
the standard silicon substrate, the substrate parasitic effects could be eliminated almost 
completely. The fabricated suspended inductor of 1.8 nH had a Q-factor of 50 at 7 GHz. 
Since a planar spiral inductor has a large area of metal traces in close proximity to the 
substrate, eddy current losses become a dominant factor limiting its Q-factor value. In contrast, 
the geometry of a three-dimensional on-chip solenoid inductor minimizes coil area that is close 
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to the substrate. This suggests that solenoid inductors should achieve maximized Q-factor and 
self-resonant frequency values. 
Young et al. implemented copper solenoid inductors with conductors wrapping around an 
alumina core 500 µm wide and 650 µm high [13]. The 5 µm thick bottom conductors were 
formed by copper electroplating and the alumina core was glued onto the bottom conductors. The 
vertical sidewall conductors were formed by electrodepositing conformal photoresist along the 
core profile. A maskless direct-write laser lithography tool was used to draw top conductor traces 
on the alumina core and copper was electroplated into the patterned traces. The fabricated one-
turn inductor of 4.8 nH had Q-factor of 30 at 1 GHz which is comparable to values obtained for 
off-chip discrete multi-layer chip inductors [33]. 
Kim et al. further improved the solenoid inductors by replacing alumina core with air 
core [34]. Using surface micromachining techniques, the solenoid bottom conductors are 
separated from the substrate by two 20 µm high copper posts electroplated via utilizing a 
polyimide sacrificial layer. Multiple steps of polyimide patterning and copper electroplating were 
used to realize via conductors and the sacrificial polyimide core as well as the top conductors. 
Suspended free-standing copper air core inductor that was obtained after all sacrificial layers 
were removed had inductance varying from 1 to 20 nH with peak Q-factor from 7 to 60. 
Yoon et al. also utilized surface micromachining techniques to fabricate non-suspended 
solenoid inductors on silicon substrate of 10 Ω−cm resistivity [35]. Copper bottom conductors 
were electroplated through the first photoresist molds. For vias and top conductors, a two-step 
UV exposure was done to define the via-holes first, followed by a shallow exposure to define the 
top conductors. The molds for both vias and top conductors were developed and filled with 
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copper by electroplating. Inductors of 2.67 nH were obtained with peak Q-factor value of 16.7 
and the self-resonant frequency of 2.4 GHz. 
Taking advantage of a programmable wire-bonding machine, Lee et al. used gold bond-
wires to construct top conductors of an arch-like solenoid inductors [36]. Inductors of this type 
were fabricated on GaAs MMIC substrates. The bottom conductors of the solenoid inductors 
were parallel metal strips, patterned on a 2 µm thick gold layer. A wire-bonding machine was 
then programmed to connect contact points of each turn together forming vertical bond-wire loop 
with arch-like profile. 
These arch-like bond-wire solenoid inductors between 2.2 - 6 nH exhibited high peak Q-
factor values ranging from 38 to 63 for 2 to 4-turn inductors, with self-resonant frequency of 17 
and 9.4 GHz, respectively. Although arch-like bond-wire solenoid inductors yield high Q-factors, 
several disadvantages have been found. First, the bonding machine must connect the top 
conductors together one at a time. Therefore, it loses advantages of parallel batch fabrication 
inherent in IC technologies. Second, the bond-wire top conductors are not mechanically reliable 
and they are subject to position displacements resulting in changes in inductor characteristics.  
1.3 Research Objectives 
The objective of this research is to develop core technologies essential to the realization 
of three-dimensional on-chip solenoid and spiral inductors using MEMS approach. Core 
technologies for realization of these MEMS-based on-chip inductors include the development of 
micromachining processes for three-dimensional suspended inductors, on-wafer high frequency 
measurement method and on-chip inductor modeling. Once these core technologies are 
developed, examples of suspended arch-like solenoid inductors and dome-shaped spiral inductors 
will be designed, fabricated and modeled to demonstrate usefulness of these core technologies. 
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To achieve the objectives of this research, the following steps are taken: (1) develop 
micromachining processes that are essential for the realization of MEMS-based three-
dimensional on-chip solenoid and spiral inductors such as fabrication of metallic microstructures 
using electroplating in thick photoresist molds, fabrication of deformed sacrificial polymeric 
mesa structures, conformal deposition and patterning of photoresists and the removal of 
polymeric sacrificial materials; (2) develop high frequency on-wafer measurement method; (3) 
develop inductor modeling; (4) design and fabricate the suspended three-dimensional on-chip 
arch-like solenoid inductors and dome-shaped spiral inductors using the above developed 
micromachining processes; (5) perform high frequency measurements and modeling on both 
types of on-chip inductors using the developed measurement and modeling methods. 
1.4 Outline 
Chapter 2 of this dissertation will discuss the development of basic micromachining 
processes for suspended three-dimensional on-chip arch-like solenoid and dome-shaped spiral 
inductors. It includes electroplating of nickel and copper microstructures through thick 
photoresist molds, formation of arch-like and dome-shape polymeric mounds as sacrificial 
support materials for suspended inductors, conformal electrodepositions of photoresists and their 
patterning and the removal of sacrificial photoresists by plasma etching. Chapter 3 will discuss 
on-wafer measurement methods, parasitic components de-embedding and modeling methods of 
on-chip inductors. Design and fabrication of suspended arch-like solenoid inductors, their high 
frequency measurement and modeling results will be discussed in chapter 4. In chapter 5, design, 
fabrication, high frequency measurement and modeling of suspended dome-shaped inductors will 




DEVELOPMENT OF MICROMACHINING PROCESSES FOR 
THE THREE-DIMENSIONAL ON-CHIP MICROINDUCTORS 
In order to realize three-dimensional on-chip microinductors, specialized micro-
machining fabrication processes must be developed. Development of such micromachining 
processes for the realization of three-dimensional on-chip micro inductors is discussed in this 
chapter. The first section describes electroplating of metallic microstructures using thick 
photoresist molds. This process will be used in many fabrication steps in this research. Section 
2.1 describes the formation of photoresist mesa structures and deformation of such photoresist 
mesa. This process will be used to fabricate hemi-cylindrical and hemi-spherical three-
dimensional polymeric sacrificial layers for the realization of arch-like solenoid inductors 
(chapter 4) and dome-shaped spiral inductors (chapter 5). Section 2.2 describes the 
electrodeposition of photoresist onto non-planar surfaces and formation of metallic traces on 
non-planar surfaces using subsequent electrodeposition of metals. This process will be used to 
fabricate conformal metallic traces on non-planar three-dimensional polymeric layers. 
2.1 Metallic Microstructure Electroplating Using Thick Photoresist  
      Molding 
There has been significant interest for the realization of relatively thick and high aspect 
ratio microstructures in MEMS using thick photoresists. Several thick photoresists such as AZ 
4562 (Clariant), ma-P 100 (Micro Resist Technology) and the negative tone SU-8 (Microchem) 
have been extensively used in MEMS devices fabrications [37-39]. Particularly, SU-8 has been 
widely investigated since it can be used to create very thick structures, typically in a range of 10 - 
500 µm, with nearly vertical sidewall profile using standard UV lithography. In this work, 
 17
metallic microstructures were fabricated by electroplating through relatively thick SU-8 
sacrificial polymeric molds. 
It has been found that, SU-8 thick film adheres to a bare silicon substrate better than the 
substrates coated with metallic thin film. However, formation of metallic microstructures by 
electroplating requires a thin film conductive plating base as a seed layer for the plating metal. 
The most commonly used plating base metallic thin film is copper. Since the surface of copper 
can be easily oxidized in open air, it has been found that this oxidized copper layer weakens 
adhesion strength of the polymeric (e.g., SU-8) thick film to the copper plating-base. This 
problem was addressed by removing the native copper oxide in 5% H2SO4 (sulfuric acid) 
solution and baking at 95 °C, prior to spin-on coating of SU-8. 
Since SU-8 is typically used in the formation of relatively thick microstructures, residual 
stress in the SU-8 film can be very high. Residual stress within SU-8 thick film can cause cracks, 
adhesion loss or breakage of the thick film. In order to avoid destructive residual stress in SU-8 
thick films, thermal processes must be designed to minimize thermal shock in handling of SU-8 
films. In this work, a two-step baking process is used. Here, the film is first soft baked at 65°C 
and consequently baked at 95°C to prevent sudden changes in the temperature. Cooling down the 
wafer after the baking at 95°C has been done in two ways: slow cooling in a turned-off baking 
oven; or natural cooling on a thermal insulator outside the oven. In the former method, the oven 
can be turned off, after the wafer has been in the oven for a certain predetermined time. This 
method requires baking time adjustment to take into account additional baking time during the 
slow cooling down stage after the oven had been turned off. Another method is taking the wafer 
out of the oven right after baking and placing it on a thermal insulator in open air. In this work, 
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the wafer taken out from the oven and placed on a cloth, which is suspended on the top of a petri 
dish. In this way, the wafer is suspended in the air above the petri dish and naturally cooled. 
Since the soft-baked SU-8 film is sensitive to near UV light with 350-400 nm 
wavelength, the film patterning was done by standard UV photolithography. Different UV 
exposure doses for different thicknesses of SU-8 film were used. After the UV exposure, SU-8 
film was post-exposure baked in an oven at 65 °C and 95 °C in order to allow the UV exposed 
polymer chains to perform cross-linking and better delineate the exposed and unexposed areas. 
Development of the post-exposure baked SU-8 film was done in the NANO SU-8 developer 
(Microchem) and briefly rinsed in isopropanol and de-ionized (DI) water. Figure 2.1 shows a 
scanning electron microscope (SEM) photomicrograph of a SU-8 mold test structure 80 µm thick 
with 20 µm wide fingers and spacings. 
Electroplating can be carried out through this mold to create a metallic microstructure. A 
copper-containing plating base of a composite metal sandwich of Cr/Cu/Cr or Ti/Cu/Ti thin films 
with copper thickness of 25 nm to 100 nm and chrome or titanium thickness of 5 nm to 10 nm 
can be used to supply electroplating current as well as to serve as an adhesive intermediate layer 
for the top and the bottom surfaces. The topmost Ti or Cr thin film also works as a protecting 
layer of copper plating base from oxidation by the ambient air. The compositions of 
electroplating bath solutions for nickel and copper depositions are summarized in Table 2.1. 
Prior to electroplating, the topmost Cr or Ti protecting layer in the area not covered by 
SU-8 was removed by a wet etchant. Then, the sample is placed in an electroplating bath 
approximately 10 cm apart from a sheet of the metal source. 
A constant current is applied from a power supply with the anode connected to the metal 











Figure 2.1: SEM photomicrograph of a 4:1 aspect ratio SU-8 test structure used as 
an electroplating mold. 
 




Nickel sulfate (NiSO4.6H2O)   360 g 
Nickelous chloride (NiCl2.6H2O)  9 g 
Boric acid (H3BO3)    45 g 
DI water     1800 ml 
Cu electroplating 
Bath 
Cupric sulfate (CuSO4.5H2O)   450 g 
Sulfuric acid (H2SO4)    90 ml 




5 % sulfuric acid (H2SO4) 
50 % hydrochloric acid (HCl),  
sample excited by Al bar (magic touch)  Cr etchant for 
protecting layer Sodium hydroxide (NaOH)   20 g Potassium hexa-cyanoferate (K3Fe(CN)6)  20 g 
DI water     100 g 
Ti etchant for 






multi-meter and is kept constant at a current density of approximately 10 mA/cm2. The current 
density can be changed to adjust electroplating rate and electroplating time. Electroplating with a 
lower current density yields smoother metal structures but requires longer plating time. 
In this work, SU-8 molds will be used to form copper spacer posts that raise the 
inductor’s body away from the substrate. Fabrication procedures of the copper spacer posts will 
be discussed in detail in chapters 4 and 5. 
2.2 Patterning and Deformation of Polymeric Mesa 
In previous section, the use of SU-8 electroplating molds for the formation of copper 
spacer posts was discussed. This section discusses formations of polymeric mesas that will be 
used as sacrificial support structures for dome-shaped spiral inductors and as sacrificial cores for 
arch-like solenoid inductors. 
The method of creating a smooth profile hemi-spherical polymeric mound has been used 
in applications such as microlenses for microscopy [40] and fiber optics devices [41] and for 
microfluidic applications [42]. In this work the same method is utilized in the fabrication of 
three-dimensional inductors.  
Depending on final thickness desired, single or multiple layers of SJR5740 photoresist 
(Shipley) were spin-on coated with different spinning speeds on 3-inch diameter silicon wafers. 
In order to avoid bubble formation and unnecessary shrinkage of bulk photoresist layer, the 
sample was initially placed in a 65 °C convection oven. Then the oven temperature was ramped 
from 65 °C to 95 °C in approximately five minutes and the sample was soft baked at 95 °C for 
one hour or longer depending on final thickness of the photoresist layer. 
After the soft curing, the sample was taken out of the oven and naturally cooled down to 
room temperature. Prior to UV exposure, the sample was dipped in DI water to let the photoresist 
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absorb moisture. Conventional UV lithography was carried out to create patterned rectangular or 
circular SJR5740 mesas and the sample was developed in MF354 developer (Shipley). Next, 
photoresist layer in the sample was thermally reflowed on a hot plate in order to convert 
photoresist mesa structures into the deformed photoresist mounds. Since a single step thermal 
reflow process caused bubble formation on the patterned photoresist layer, the sample was 
subjected to multiple steps of thermal reflow processes on a hot plate: initially placed at 95°C; 
then at 120 °C; and finally at 150 °C. Initial results of thermal reflow process showed non-
uniform deformation of photoresist at upper corners of the photoresist mound structures (Figure 
2.2). 
In order to create uniformly deformed photoresist mound, the sample was exposed to 
acetone vapor before the thermal reflow process as suggested by Fletcher et al. [40]. The hot 
plate was preheated to 50 °C before acetone exposure was started. Using the apparatus as shown 
in Figure 2.3, the sample was placed on a 4-inch petri dish, which is placed in an acetone 
contained 6-inch petri dish with a spacer. Another 6-inch petri dish was placed on top of the 
bottom 6-inch petri dish right after the acetone was poured in so that the evaporated acetone 
vapor was kept inside the petri dishes and the photoresist mesa was exposed to the evaporated 
acetone vapor. The wafer was immediately placed on another hot plate with temperature of 50 
°C. The temperature was ramped up to 95 °C and was kept at that temperature for 5 minutes. At 
this point, the polymeric mesa was uniformly deformed. Acetone vapor and moisture absorbed 
inside the polymeric mesa were removed by ramping the hot plate temperature up to 120 °C and 
the sample was kept at this temperature for 4 hours. The final hard curing of the mesa at 150 °C 
on the hot plate stabilized the mesa from further reflow in subsequent fabrication processes. 
Figure 2.4 shows the cross sectional view of a rectangular photoresist mesa before (top) and after 
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(bottom) the reflow. Note that the mesa before the reflow was slightly deformed due to heat 
during metal coating for SEM sample preparation. Figure 2.5 shows side view of cylindrical 













Figure 2.2: SEM photomicrograph of non-uniform deformation at upper 
corners of rectangular photoresist mounds resulted from 



































Figure 2.4: SEM photomicrograph of cross-sectional views of rectangular photoresist 












Figure 2.5: SEM photomicrograph of cylindrical photoresist mesa: 
before (top) and after (bottom) thermal reflow. 
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In order to investigate the limitation of this fabrication approach, the base-width of the 
rectangular photoresist mesa is fixed at 70 µm and the single and double layer photoresist mesas 
were used as the test structures. It was found that thicker photoresist mesa (double layer) tends to 
reflow toward its center and move outside its original base as shown in Figure 2.6 (bottom). 
Table 2.2 summarizes the process parameters for SJR5740 photoresist mesa patterning and 
deformation. Apparently, such photoresist mesa could not be used as a sacrificial core for an arch-like 3D solenoid 
inductor. Based on several experiments, it was found that the aspect ratio of the rectangular mesa should not be over 
1:1. Figure 2.6 (top) shows the well reflowed photoresist mesa of a single layer with approximately 1:2 aspect ratio. 
Another issue in deformation of photoresist mesa is drying duration at 120 °C. It should 
be long enough so that further heat reflow does not occur when the hot plate temperature is 
ramped up to 150 °C otherwise bubbles will be generated in the photoresist and can severely 
damage the mesa. During long removal of sacrificial photoresist by reactive ion etching (RIE), 
the temperature in the RIE chamber can be high enough to cause additional reflow if the 
photoresist mound is not sufficiently dried. If further reflow occurs in a low pressure RIE 
chamber, bubble pressure inside the melting photoresist mound can burst out and damage the 
fabricated structures as shown in Figure 2.7. An optimized fabrication recipe is developed and 
utilized to fabricate three-dimensional on-chip arch-like solenoid inductors and on-chip dome-
shaped spiral inductors. Fabrication procedures of such inductors will be discussed in detail in 
chapters 4 and 5. 
2.3 Conformal Electrodeposition and Patterning of Photoresists 
In this section, development of a method of transferring a desired pattern of metal onto 














Figure 2.6: Deformed photoresist mesas: low aspect ratio (top), 
and high aspect ratio (bottom) 
 
 




Single layer Double layer 
Spin-coating speed (rpm)  750 500 500 
Film thickness after soft 
Baking (µm) 
30 36 96 
Soft bake time (at 95°C) 1 hr 1 hr 10 min 
+ 
1 hr 30 min 
Moisturized by dipping in DI water 1 hr 1 hr 2 hr 
UV dose (mJ/cm2) 322 498 996 
Development time (min.) 28 32 45 
Acetone volume (µL per 1 cm3 of air) 1.43 1.43 2.85 
Acetone vapor exposure time  (min.) 1 1 2 
Reflow on hot plate at 95 °C 5 min. 5 min. 5 min. 
Reflow on hot plate at 120 °C 4 hrs. 4 hrs. 4 hrs. 













Figure 2.7: Burst in a photoresist mound in a RIE chamber due to insufficient drying. 
 
have a thinner resist at the protruding top area and a thicker resist at the bottom area. This makes 
the UV exposure and development process difficult due to significant variation in resist thickness 
between the top and the bottom areas of non-planar structures. To reduce this problem, a method 
that can conformally deposit photoresist must be devised. In this work, electrodeposition of 
photoresist was utilized and optimized for the conformal deposition of photoresist on non-planar 
reflowed sacrificial polymeric mounds. 
Prior to working on the reflowed sacrificial polymeric mounds, three-dimensional test 
structures are utilized to develop conformal photoresist deposition and subsequent patterning of 
metallic traces on non-planar surfaces. Two aqueous-based photoresists namely positive tone 







three-dimensional non-planar test structures such as bulk-micromachined silicon wells and 
polymer channels. 
The first test structure, a square silicon well (700 µm by 700 µm and 175 µm deep) was 
fabricated by crystallographic selective bulk micromachining using thermally grown silicon 
dioxide (SiO2) as an etch mask. The process has been done by forming a 0.4 µm thick thermal 
oxide on silicon wafer with (100) crystal orientation, followed by UV lithography and silicon 
dioxide etching in order to define a rectangular open area. The native thin silicon dioxide inside 
the open area was removed by briefly rinsing the sample in a 5% hydrofluoric acid (HF) solution. 
The bulk silicon inside the opening area was removed by wet etching in a 25 % by weight 
potassium hydroxide (KOH) solution at 70 ºC for 5 hours. The etching rate of 0.6 µm/min of 
silicon bulk in (100) plane was observed while the etching rate of silicon in (111) plane is 
negligible. Figure 2.8 shows a 175 µm-deep silicon well fabricated by this method. 
Another non-planar test structure is a polymer channel. The channel was fabricated by 
spin-coating of PI2611 polyimide (HD Microsystems) onto a silicon or glass substrate. Three 
layer coating scheme yields a polymer composite layer with approximate thickness of 75 µm. 
After the spin-coating and hard baking steps, the polymer layer was etched by dry etching in 
oxygen (O2) plasma using thick aluminum layer as an etch mask. By mixing carbon tetrafluoride 
(CF4) with oxygen in different ratios, the etching rate of the polymer can be varied. The study of 
PI2611 polyimide in O2 and CF4 plasma etching in a PlasmaTherm 70 Series plasma etcher 
showed that adding about 3% CF4 into O2 can yield the maximum etch rate with a gas pressure of 
300 mTorr and RF power of 300 W. Figure 2.9 shows the etch rates in both vertical and 
horizontal directions. Dry etching of these test structures in PI2611 resist to form channels was 
performed by sputter-coating 1.3 µm thick aluminum film on PI2611 composite layer, followed 
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by UV lithography to open etching windows in aluminum mask layer. With a pattern of long 
lines (5 mm in length and 25 µm in width), the U-shape polymer channels were obtained as 
shown in Figure 2.10. 
The detail investigation of electrodeposition of PEPR2400 has been carried out by Linder 
[43] for chip stack memory packaging applications. The development given here is based on 
Linder’s investigation. In this work, the photoresist was diluted with DI water at volume ratio of 
1:7 to be used as an electroplating bath. Since PEPR2400 micelles have negative charges, a sheet 
of stainless steel was used as a cathode and the sample was used as an anode so that the resist 
micelles can be deposited onto the sample. 
Before performing electrodeposition, the surface of plating base was cleaned in a 5% 
sulfuric acid solution to remove native copper oxide. Electrodeposition was carried out in 
constant voltage mode at 250 VDC for approximately 7 minutes to obtain a 5 µm-thick 
conformal photoresist layer. The sample was briefly rinsed in DI water and soft baked in an oven 






























Figure 2.10: A non-planar PI2611 polymer channels test structure 70 µm deep. 
 
The soft baked layer of PEPR2400 photoresist was patterned with standard contact UV 
mask aligner. The pattern development was carried out in a 1% by weight sodium carbonate 
(Na2Co3) solution at 35 °C. The patterned PEPR2400 photoresist was used as an electroplating 
mold of nickel. Figure 2.11 shows the 70 µm wide electroplated nickel lines formed along the 
PI2611 vertical etch rate























 PI2611 lateral etch rate






















surface profile of the 175 µm deep silicon well with PEPR2400 conformal electroplating mold. 
In this figure, PEPR2400 photoresist mold was removed in acetone for clarity. 
It can be seen that the widths of nickel lines at the top and the bottom of silicon well are 
different. At the top of the well, the line width is close to that of the photomask. Due to the use of 
contact mask aligner, the distance between the bottom of the silicon well and the photomask is 
large and it allows more diffracted UV light to pass through and widen the line pattern. This 
effect limits the resolution of the pattern on non-planar structures when a contact mask aligner is 
used. Figure 2.12 shows a 70 µm wide electroplated nickel lines deposited along the surface 
profile of a 25 µm deep polyimide channels with a PEPR2400 conformal electroplating mold. 
Conformal electrodeposition and subsequent patterning of negative tone Eagle2100 
photoresist onto non-planar three-dimensional structures has been investigated in detail by 
Kersten et al. [44]. This process has been modified and optimized for fabrication of three-
dimensional on-chip inductors in this work. The photoresist was diluted with DI water at volume 
ratio of 2:1 and used as an electroplating bath. Since Eagle2100 micelles have positive charges, a 
sheet of stainless steel was used as an anode and the sample was used as a cathode so that the 









Figure 2.11: 70 µm wide electroplated nickel lines patterned on a 175 µm deep silicon 









Figure 2.12: The 70 µm wide electroplated nickel lines on  25 µm deep polyimide channels. 
The sacrificial PEPR2400 photoresist mold has been removed. 
 
on the electroplating condition such as temperature and bias voltage. A test was carried out to 
find relation between the bias voltage and the resulting photoresist thickness while keeping 
deposition temperature constant at room temperature. Before electrodeposition, the plating-base 
surface was cleaned in a 5% sulfuric acid solution to remove native copper oxide. The sample 
was rinsed in DI water and dipped into the plating bath. Plating current was monitored and 
recorded by a multi-meter for a given electrode bias voltage. Since the photoresist film deposited 
on the sample is an insulator, electroplating automatically stops (a so-called self-termination 
process) after a certain time and resist thickness. Figure 2.13 shows self-termination deposition 
time at various bias voltages. At bias voltage at or above 40 V, the total deposition time is 
approximately 20 seconds. The recorded plating current, as a function of time, is shown in Figure 
2.14. The sample was gently rinsed in DI water to remove excess photoresist that was not  
electrically deposited. The sample was then dried naturally in the air. As suggested by Kersten et 
al. [45], pre-exposure drying of the photoresist was done in vacuum below 100 mTorr for 4 hours 
instead of soft baking to avoid photoresist reflow. After drying, UV exposure was done using the 
data summarized in Table 2.3. Development was carried out, with no post-exposure baking, by 
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gently dipping the sample in a 1:24 diluted solution of Eagle2005 developer and DI water at 38 
°C. The sample was gently rinsed in DI water and dried naturally in the air. Film thickness was 
then measured with a stylus profiler. Figure 2.15 shows the electrodeposited photoresist 









Figure 2.13: Deposition time for Eagle2100 photoresist at various bias voltages. 
 
In order to use the patterned Eagle2100 layer as an electroplating mold, the sample was 
cleaned by oxygen reactive ion etching for at least 20 minutes at 200 W RF power and 200 
mTorr pressure. Figure 2.16 shows the patterned electrodeposited Eagle2100 photoresist mold on 
a dome structure with 70 µm tall and 800 µm in base diameter and a copper track electroplated 
into the mold. Patterning of Eagle2100 photoresist on non-planar surfaces has the same problems 
to that of PEPR2400 resist in which the widths of the patterns of the top and the bottom of the 
structures are different. At the top areas of the structures, the size of opening windows is close to 
that of the photomask. The long distances from the lower parts of the structures to the photomask 






















allow more diffracted UV light to pass through and hence narrows the developed window 
openings. This effect limits the resolution of the pattern on non-planar structures. 
2.4 Removal of Sacrificial Polymeric Layers  
Since multi-layers of polymeric and metallic layers are used for the fabrication of three-
dimensional on-chip inductors, etch/release processes are needed to obtain free-standing 
inductors. Materials that need to be removed include Cr/Cu/Cr or Ti/Cu/Ti plating base, 
electrodeposited photoresists, sacrificial photoresist core or support, and photoresist molds. 
Removal of Cr and Ti layer can be done in wet etchants as shown in Table 2.1. 
The PEPR2400 photoresist mold can be primarily removed by acetone and the residue 
can be removed by 1% sodium hydroxide (NaOH) solution at temperature above 55 °C. 
Similarly, the Eagle2100 photoresist mold and SJR5740 photoresist can be initially removed by 
acetone, followed by reactive ion etching in a gas mixture of 10% CF4 in O2 at a gas pressure of 
200 mTorr and RF power of 345 Watts. The RIE conditions above give etch rate of Eagle2100 
and SJR5740 of approximately 0.25 and 2 µm/min, respectively. Figure 2.17 shows copper spiral 









Figure 2.14: Plating current for Eagle2100 photoresist as a function of time. 
 
























































10 10 150 1.0 Not uniform 
20 11 165 1.5 Uniform 
30 14 180 2.0 Uniform 
40 16 208 2.5 Uniform 
50 21 208 3.0 Uniform 
60 23 220 3.5 Uniform 
70 24 274 4.0 Uniform 








































Figure 2.16: SEM photomicrograph of an Eagle2100 photoresist mold deposited on a dome 
structure (top), and a copper spiral track electroplated into the photoresist 
mold (bottom). 
 
Although wet etch using liquid phase etchants such as 1-methyl-2-pyrrolidinone (NMP) is 
used to remove SU-8 film at temperatures above 70 °C, it cannot be used to remove SU-8 
photoresist mold with fine metallic structures. It is because SU-8 is not dissolved in this etchant, 
but chunks of SU-8 directly are displaced from the sample into the solution and they are very 
slowly dissolved outside of the sample. Such bulk SU-8 chunks displacement from the sample 
damages metallic fine structures. Therefore, removal of SU-8 photoresist mold is done using dry 
etch method in either RIE or a barrel plasma etcher. In RIE, a gas mixture of 10% CF4 in O2 at 








etch rate of 10 µm/min. Figure 2.18 shows an example of electroplated copper transmission line 










Figure 2.17: SEM photomicrograph of an electroplated copper track on a dome structure 









Figure 2.18: SEM photomicrograph of electroplated copper transmission line structures 




Typically RIE gives relatively anisotropic etch (faster etch in vertical direction than in 
lateral directions) profile while barrel plasma etch gives isotropic etch (comparable etch rates in 
both vertical and lateral directions) profile. The barrel plasma etch is suitable for the release of 
polymers deep underneath metallic structures, which is not accessible for RIE systems. A 
disadvantage of barrel plasma etcher is that copper microstructures can be severely oxidized 
during etching. The oxidized copper structures are etched quickly during removal of plating base 
layers. This creates unnecessary thickness loss of copper structures. This oxidation of copper 
structures does not occur in reactive ion etching. A combination of RIE/barrel plasma etching 
scheme can be used to maximize vertical etching of SU-8 by RIE followed by lateral etching by 
barrel plasma etching. In order to avoid thickness loss of copper structures, only reactive ion 
etching is used in fabrication of three-dimensional inductors in this work. This results in 
remaining negligible SU-8 residues underneath some parts of the inductors. 
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CHAPTER 3 
HIGH FRQUENCY MEASUREMENT AND MODELING 
METHODS 
 
Electrical characteristics and small signal performances of low-frequency electronic 
devices are typically done by measurement of voltage, current and their related quantities such as 
impedances and admittances. Unlike low frequency characterizations, at high frequencies, 
voltage and current are difficult to measure since the signals must be treated as traveling 
electromagnetic waves. Therefore, characterizations of passive components at high frequencies 
need a dedicated high frequency measurement setup and need special attention to minimize 
measurement errors. This chapter describes high frequency on-wafer measurement methods and 
equivalent circuit modeling methods for on-chip microinductors to be fabricated. First section 
describes high frequency on-wafer measurement methods and the second section describes 
equivalent circuit modeling methods in detail.  
3.1 High Frequency On-wafer Measurement Methods 
In order to explain and predict their behavior, electronic devices can be represented by a 
network of circuit model parameters. The models are usually in forms of two-port network as 
shown in Figure 3.1 (a). Impedance (Z-parameters), admittance (Y-parameters) [46] and 
transmission matrix (ABCD-parameters) [50] of two-port networks can be represented by the 
well-known Equations (3.1)-(3.6), respectively.  
Z-parameters:  V1 = z11I1 + z12I2                                                 (3.1) 
V2 = z21I1 + z22I2                                                 (3.2) 
Y-parameters:  I1 = y11V1 + y12V2                                              (3.3) 
I2 = y21V1 + y22V2                                              (3.4) 
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Z-parameters:  V1 = AV2 + BI2                                                  (3.5) 
I1 = CV2 + DI2                                                  (3.6) 
Since voltage and current can be measured relatively easily at low frequencies with a 
typical multi-meter or an oscilloscope, these quantities are widely used in low-frequency 
measurements. At high frequencies, however, voltage and current are difficult to measure since 
the signals must be treated as traveling electromagnetic waves. The traveling electromagnetic 
waves can be measured in terms of scattering and reflection. At high frequencies, the parameters 
describing a network relating the scattered and reflected traveling electromagnetic waves are 
called scattering parameters or S-parameters. Figure 3.1 (b) illustrates two-port networks for S-
parameters. Equations (3.7)-(3.12) are linear equations describing the two-port network [46], 
where a1 and a2 are incident electromagnetic waves and b1 and b2 are reflected electromagnetic 
waves. The s11 and s22 are input and output reflection coefficients, and s21 and s12 are forward and 
reverse transmission coefficients, respectively. 
2121111 asasb +=                                                     (3.7) 



































Figure 3.1: Diagrams of two-port networks (a) for Y, Z and ABCD-parameters, and 
(b) for S-parameters. 
 
 In order to perform high frequency characterizations of on-chip inductors, on-wafer S-
parameter measurement method is desirable since the parasitic effects of the off-wafer fixtures 
and wires are minimized. The on-wafer probe pads and transmission line ground planes can be 
directly fabricated onto the substrate along with the on-chip inductor. Since the presence of 
ground planes and probe pads next to the device under test (DUT) can add some parasitics into 
the measurement results, de-embedding of these parasictics are crucial in order to obtain the 
correct characteristics of the DUT. 
Exclusion of parasitic effects of probe pads and ground planes can be done by fabricating 
dummy devices consisting only of probe pads and ground planes (PAD) on the substrate near by 
the device under test as shown in Figure 3.2. By measuring S-parameters of both DUT and PAD, 
and subtracting effects of PAD out of those of DUT, accurate measurements for the inductors 
alone can be obtained. 
Two-port 
network 




























Figure 3.2: Device under test (DUT) and dummy probe pads (PAD) for de-embedding 
parasitic effects. 
 
Typical measurement setup for high frequency characterization is a combination of vector 
network analyzer, S-parameter test set and a frequency sweeper. Figure 3.3 is one example of 
such a measurement setup consisting of Agilent 8510C vector network analyzer, HP8340B 10 
MHz-26.5 GHz synthesized frequency sweeper, HP8515A S-parameters test setup, and ground-
signal-ground (GSG) 40A-GSG-200-P on-wafer microprobes (GGB Industries). 
Prior to S-parameters measurements, the measurement setup must be calibrated with a 
high frequency calibration standard. In this work, CS-5 (GGB Industries) impedance 
standardsubstrate (ISS) with open-short-load-thru (OSLT) calibration procedure as shown in 





plane for the probe tips. The parallel 100 Ω resistors in Figure 4.3 (c) provide calibration for the 












Figure 3.3: Measurement setup consisting of an Agilent 8510C vector network analyzer, 
HP8340B synthesized sweeper, HP8515A S-parameter test setup and high 
frequency probes for on-wafer testing. 
 
S-parameters of the DUT and the PAD can be measured and the S-parameter data can be stored 
as text files in CITIFILE standard format. In order to process S-parameter data easily, the data in 
CITIFILE format can be converted into the widely used Touchstone format by a MATLAB 
computer program citi2touch.m as shown in Appendix C in this dissertation. 
Once the PAD data and the DUT data are obtained, the PAD data must be substracted out 
of DUT data so that one can have accurate data for the DUT without any parasitics. Two 
parasitics de-embedding methods have been used in the literatures. Arcioni et al. converted S-














parameter matrices of the DUT and the PAD into ABCD-parameter metrices. The inverse 
matrices of ABCD-parameters of the PAD were multiplied in front of and behind that of the 
DUT, resulting in a de-embedded ABCD-parameter matrix which in turn is converted into Y-
parameters for usage in inductor modeling [47]. P. J. van Wijnen et al. performed de-embedding 
simply by converting S-parameter matrices of the DUT and the PAD into Y-parameter matrices 
and then subtracting Y-parameters of the PAD out of those of the DUT [48]. Both methods were 
tested in this work. The results from both methods were found identical. Since matrix subtraction 
is easier than matrix inversion and multipication, de-embedding by Y-parameter subtraction 
















Figure 3.4: Open-short-load-thru calibration procedures of the on-wafer probes 







































S-parameters of both inductor with probe pads (DUT) and S-parameters of probe pads 
only (PAD) are converted into Y-parameters (admittances) using Equations (3.13)-(3.16) for 
















































=                                   (3.16) 
where Z0 =50 Ω and Y0 = 0.2 S are characteristic impedance and admittance of the system, 
respectively. 
In order to obtain the parasitics de-embedded Y-parameters of the inductor only, Y-
parameters of the probe pads were subtracted from the inductor with probe pads as shown in 
Equation (3.17). These de-embedded Y-parameters include only the effect of the inductors and 
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The de-embedded S-parameters can be converted back from the de-embedded Y-











































=                                    (3.21) 
MATLAB program de-embed.m in Appendix C converts S-parameters of DUT and PAD 
into Y-parameters, subtract admittances of PAD out of those of DUT and converts the resulted 
Y-parameters into de-embedded S-parameters to be used as a corrected measurement data in 
circuit modeling. 
3.2 Equivalent Circuit Modeling Methods of On-chip Inductors 
On-chip inductors are typically used in high frequency circuits in both floating and shunt 
configurations. For floating configuration, the inductor is a two-port network in which neither 
port is grounded. In shunt configuration, one port of the inductor is connected to a part of the 
circuit while the second port is grounded. Since the model of shunt inductor can be derived from 
the model of a floating inductor by grounding one of the two ports, a two-port model for 
inductors is used in this work. Conventionally, on-chip inductors are modeled as a π-network 
with the series branch consisting of an inductance in series with a resistance, and each shunt 
branch consisting of a capacitance in series with a resistance [25, 49] as shown in Figure 3.5. 
In order to determine the values of inductance, resistances and capacitances in this model, 
the measured de-embedded S-parameters can be directly converted into ABCD-parameters [50, 






































Figure 3.5: Traditional model of a two-port on-chip inductor. 
 
The A and D parameters of a 2-turn arch-like solenoid inductor and a 3-turn dome-shaped 
solenoid inductor were measured. Their real and imaginary parts were plotted as shown in Figure 
3.6 (a) and (b), respectively. Since the A and D parameters are almost equal, their average value 
is used in calculation of the product of the wave propagation constant and the propagation path 
length lγ at each frequency as shown in Equation (3.26). 
The resulting value of lγ is then used to determine the characteristic impedance of the 






Port 2 Port 1 
ZS = lγZ0
































Figure 3.6: Comparison of the measured A and D parameters of (a) an arch-like solenoid 
inductor, and (b) a dome-shaped spiral inductor. 
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Knowing lγ and Z0, the complex impedance ZS and ZP of each series and shunt branch in the π-
network can be calculated using Equations (3.28)-(3.29). Here, the propagation path length l need 
not be calculated since the product lγ is used in all calculations. 




=                                                         (3.29) 
Equations (3.30)-(3.35) show the extractions of the corresponding LS, RS, RP and CP values from 
ZS and ZP. 
SSS LjRZ ω+=                                                  (3.30) 
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=                                                  (3.35) 
The Y-parameters of the traditional π-model for inductors can be directly determined 
from the π–network series and shunt impedances [47] as shown in Equations (3.36) and (3.37). 
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The Q-factor of an inductor can be calculated from the measured data from the ratio of 
the imaginary parts to the real parts of the equivalent one-port input impedance. The latter is 
transformed from a two-port network by grounding one of the ports [47]. This equivalent one-
port input impedance can be calculated using Equation (3.38). The measured Q-factor can be 














ZQ =                                                           (3.39) 
In order to determine the Q-factor from the traditional inductor model, the equivalent 
one-port input impedance of the model is calculated using Equation (3.40). Its imaginary and real 














1                                            (3.40) 
Although the traditional inductor model is easily implemented by extracting parameter from the 
measured π–network, its parameters do not represent the physical conditions of on-chip inductors 
because it does not take into account the inter-turn fringing capacitances. Figure 3.7 shows a 
physical circuit model [49] that better represents an on-chip inductor. This physical model is a 
two-port π-network of series and shunt components of inductor, capacitors. 
At the series branch of the π-network, model parameters LS, RS and CS represent series 
inductance, series resistance and inter-turn fringing capacitance of the inductor, respectively. In 
addition, the shunt branch of the π-network represents parasitic components of conductive 










Figure 3.7: Physical model of a two-port on-chip inductor. 
 
The model parameter Cis represents coupling-capacitance between the suspended inductor 
body and the substrate, i.e. capacitances of the air-gap and the oxide layer. CSUB and RSUB 
represent capacitance and resistance of the substrate respectively. Inevitably, parasitic resistances 
and capacitances tag along with the desired inductance in a practical on-chip inductor. Hence, 
instead of only storing magnetic energy in the inductor, a practical inductor also stores electric 
energy in fringing capacitances and dissipates heat energy through the parasitic resistances. 
Physical model parameters can be evaluated by constructing equations for model 
admittances and then performing curve fittings of these equations to the measured parameters. At 
high frequencies, a conductor is subjected to skin effect in which the current flow is limited to a 
confined area near the conductor surface. The skin depth δ or the depth of penetration of current 
in the conductor is given by 
fπµ
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where ρ, µ, and f represent the resistivity in Ω-m, permeability in H/m, and frequency, 





=                                                 (3.42) 
where l, w, t, ρ, and δ represent the length, width, thickness, resistivity, and skin depth of the 
conductor. With an assumption that t is greater than 2δ, RS is inversely proportional to δ, and δ is 
inversely proportional to f . Therefore the series resistance RS is proportional to f  as 
follows: 
fRRRS 00 λ+=                                                    (3.43) 
where R0 represents DC resistance and λ represents coefficient of frequency dependent resistance 
component. In curve fitting, the high frequency resistance may not be strictly proportional to the 
square root of frequency. Therefore, the power of f is not defined strictly to 0.5 but is allowed to 
vary in the vicinity of 0.5 in order to give more freedom during curve fitting for frequency 
dependent of the series resistance. Equation (3.44) represents series resistance as a function of 
frequency [53]. 
)](1[0S
βλ fRR +=                                                        (3.44) 
where λ and β are constants to be obtained from the optimization process. Other model 
parameters besides RS are frequency independent and need to be optimized by curve fitting to the 
measured π–network parameters YS = 1/ZS and YP = 1/ZP computed from the ABCD-parameters 
in Equations (3.26)-(3.29). In the π–network, YS and YP can be represented by Equations (3.45) 


























11                                      (3.46) 
Estimated values for LS, R0, λ, β, CS, Cis, CSUB and RSUB are plugged into Equations 
(3.43) and (3.44) to evaluate the initial values of YS and YP, and compared to the measured value 
for YS and YP. The values of model parameters are then adjusted and the process is reiterated 
until the differnce between the model and measured parameters is sufficiently small. MATLAB 
program “twoportfit.m” in Appendix C performs the optimization process using the nonlinear 
least-square curve fitting function “lsqcurvefit.m”. Alternatively, the curve fit optimization 
feature in HSPICE (Avant Corporation) can be used to fit the specified model network 
parameters to the measured de-embedded S-parameter data [54]. In order to obtain the optimized 
model parameters, good initial guess and their range for the expected parameters are important. 
Sometimes choosing initial guess values and their ranges to get a good fit can be difficult and 
time consuming. To avoid curve-fitting difficulties, a modified physical model for an inductor 
was proposed by Yue et al. [51]. 
The third modeling method used in this chapter is the simplified physical model of a two-
port inductor, which is modified from the physical model by replacing Cis, CSUB and RSUB of the 
physical model in Figure 3.7 with CP and RP as shown in Figure 3.8. The shunt admittance of the 
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The imaginary part of Equation (3.47) is compared to the term jωCP. Equation (4.49) shows the 













ω                               (3.49) 
For the series branch of the network, the model parameters LS and RS can be extracted directly 
from real and imaginary parts of the series impedance ZS using Equations (3.50) and (3.51). Since 
CS represents the conductor-conductor fringing capacitance, it can be treated as a frequency 
independent component. The values of CS can be extracted if the self-resonant frequency ω0 of 
the series branch ZS and the low frequency LS values are known. The resonance frequency of ZS 
is the frequency at which its maximum magnitude occurs. The frequency independent CS can be 
calculated using Equation (3.52). 













                                                      (3.52) 
where Llow-freq represents inductance of LS at low frequencies. Extraction of RP and CP values can 
be done directly by comparison of real and imaginary parts of the shunt impedance as shown in 
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Figure 3.8: Simplified physical model of a two-port on-chip inductor. 
 
In the simplified physical model for inductors, the Y-parameters can be directly 
determined from the π–network series and shunt impedances [47] as shown in Equations (3.55) 



























2211                    (3.56) 
 In order to analyze the Q-factor of the model, the two-port network is transformed to an 
equivalent one-port network by grounding one of the ports. Figure 3.9 shows the equivalent one-
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π                          (3.60) 






Figure 3.9: Equivalent one-port model of the simplified two-port physical model of 
on-chip inductor used in Q-factor analysis. 
 
By plugging Equations (3.58)-(3.60) into Equation (3.57), the Q-factor of an inductor can 
be rewritten as 
























































   (3.61) 
Q-factor of the simplified physical model calculated from Equation (3.61) can be 






equivalent one-port input impedance shown in Equation (3.40). The first term of Equation (3.61) 
represents the Q-factor for an ideal inductor with series resistance. The second and third terms 
represent the substrate loss factor due to the effects of a conductive substrate and the self-
resonance factor, respectively. In the self-resonance factor, the total capacitance of both shunt 
and series capacitances determines the Q-factor. It can be seen that the substrate loss factor 
approaches unity when the shunt resistance RP approaches infinity. This observation implies that 
increasing RP to infinity will eliminate energy dissipation in the substrate. From Equation (3.48), 
the shunt resistance RP will increase to infinity if the substrate resistance RSUB is either infinity or 
zero. According to this observation, using non-conductive material such as glass or high 
resistivity silicon, or removing the part of silicon substrate underneath the inductor are the the 
ways to increase RSUB and Q-factor. On the other hand, shielding the substate with a perforated 
metal ground plane to decrease RSUB to zero is another way to improve the Q-factor. 
In this chapter, the measurement of on-chip inductor, the probe pads and ground plane 
parasitic de-embedding, and the modeling methods for the inductor were discussed. In chapters 4 
and 5, the measurement and modeling methods developed in this chapter will be used to 




ON-CHIP ARCH-LIKE SOLENOID INDUCTORS 
Integration of passive inductors with active circuitry is of great interest as described in 
chapter 1. The most common geometry for passive on-chip inductors is a planar spiral geometry. 
Conventional three-dimensional solenoid on-chip inductor as shown in Figure 4.1 (a) has two 
inherent advantages over planar spiral inductors. First, the capacitive coupling between the 
conductors and the substrate is minimized since only the bottom conductors are directly facing 
the substrate. Second, the center axis of the solenoid core, along which the strongest high 
frequency magnetic field exists, is parallel to the substrate. If the substrate has low resistivity, 
such as an epitaxial silicon substrate used in CMOS chip, the strong magnetic flux that passes 
into the substrate induces eddy current flow in the substrate and generates heat losses. This eddy 
current loss can be smaller for a solenoid inductor geometry than for a planar spiral inductor 
geometry. Even with these advantages, solenoid inductor geometry is not very common in on-
chip integration primarily due to inherent fabrication difficulties. 
This chapter describes design, fabrication, and characterization of a novel three-
dimensional on-chip solenoid inductor with arch-like shape suitable for high frequency 
application. The on-chip arch-like solenoid inductor was fabricated utilizing fundamental 
processes developed during this research. These specialized fabrication steps developed in this 
work include thick photoresist mold-based metallic microstructure electroplating (section 2.1), 
patterning and deformation of polymeric mesa (section 2.2), conformal electrodeposition and 
patterning of photoresists (section 2.3), and removal of sacrificial polymeric layers (section 2.4). 
High frequency measurement method is also taken into account in the design of these inductors 
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so that inductor physical layout is compatible with the dedicated high frequency measurement 
setup (chapter 3). 
4.1 Design 
This section describes design issues associated with on-chip passive inductors for high 
frequency applications and discusses a new design carried out in this work in detail. One of the 
most important figures of merit of the inductor is its Q-factor. In order to improve the Q-factor of 
a solenoid inductor, a low resistivity of the conductor and a high resistivity of the substrate are 
desirable. 
One of the major sources contributing to high resistance in a microfabricated conductor is 
contact resistance that occurs at the interface of two metallic layers. As a result, resistance of a 
conductor line increases as the number of contact points in the conduction path increases. 
Conventional solenoid inductors have four contact points per turn as shown in Figure 4.1 (a). In 
this work, a solenoid inductor, which has an arch-like shape, has been designed. Figure 4.1(b) 
and 4.1(c) show conceptual drawings of this novel arch-like on-chip air-core solenoid inductors. 
This three-dimensional solenoid inductor has a flat bottom conductor and an arch-like top 
conductor. The top and bottom conductors are connected through via pads. This newly designed 
inductor has only two contact points per turn as depicted in Figure 4.1 (b). By choosing low 
resistivity material such as copper as a conductor, the series resistance can now be significantly 
decreased. 
Excluding substrate losses and self-resonant factors, degradation of inductor Q is only 
due to its series resistance. Copper has resistivity 1.66 µΩ-cm or about 60 percent of that of 
aluminum (2.65 µΩ-cm) [55]. By simply changing conductor material from aluminum to copper 
















Figure 4.1: Three-dimensional on-chip air-core solenoid inductors. (a) Conventional 
three-dimensional inductor design. (b) Non-suspended arch-like solenoid 









≈== ωω                                      (4.1) 
A low resistivity substrate is another factor that significantly limits the Q-factor of an 
inductor. As discussed in chapter 3, using high resistivity material as a substrate, removing the 
substrate bulk beneath the inductor, or suspending the inductor above the substrate with surface 
micromachining reduces this problem. In this work, surface micromachining technique is utilized 
















Figure 4.1 (c) to reduce substrate losses. Materials inside an inductor core can also degrade 
inductor performance. Lee et al. [36] filled the air-core solenoid inductor with a polymer and 
found that self-resonant frequency decreased by approximately 7%.  
Sonnet EM (Sonnet Software) electromagnetic simulation tool has been used to simulate 
suspended solenoid inductors with air-gap heights varying from zero to 400 µm in order to find a 
relationship between the height of the air-gap and the inductor Q-factor. The Sonnet EM 
software version used in this work cannot accommodate full three-dimensional geometry. Due to 
the software limitations, inductors are simulated with a conventional flat conductor as shown in 
Figure 4.2 instead of a true three-dimensional arch-like shape for the top conductors. 
The simulated Q-factors of a 2-turn inductor with various air-gap heights are shown in 
Figure 4.3. It can be seen that the non-suspended inductor has lower Q than suspended inductor. 
Figure 4.4 shows the equivalent circuit models of the inductor at peak Q-frequencies for two 
different air-gap values. Table 4.1 shows the model parameters given by Sonnet EM simulations. 
From Figure 4.3 and Table 4.1, increasing the air-gap height from 30 µm up to 400 µm 
does not improve Q-factors or the self-resonant frequency significantly. Based on these 
simulation results, air-gap of 30 µm will be used in the fabrication of the suspended arch-like 
solenoid inductors. 
In order to find approximate inductance values in designs of conventional solenoid 
inductors, a current sheet inductance approximation [34] or a Wheeler’s inductance formula for a 
circular solenoid [56] are generally used as given by Equations (4.2) and (4.3), respectively. 
Current sheet inductance approximation: 
l
ANL sheetCurrent
µ2=                                                  (4.2) 






= ,                                                   (4.3) 
where N, A, µ,  l, and r represent the number of turns, cross-sectional area of the core, 
permeability of the core, core length and core radius, respectively. The Wheeler’s formula 
assumes that the solenoid core has circular cross-section. Inductances of a 2-turn inductor with N 
= 2, A = 2250 µm2, µ = 4πx10-7 H/m and l = 135 µm used in Sonnet EM simulation are 
















Figure 4.2: Suspended solenoid inductor used in Sonnet EM simulation. 
 











The current sheet inductance approximation and the Wheeler’s formula give inductance 
values of 0.083 nH and 0.071 nH, respectively, compared to 0.28 nH obtained from the Sonnet 
EM simulation. The inductance obtained from Sonnet simulation includes self-inductances of 
extra straight wires such as the substrate spacers, suspending beams, and via pads. The values of 
























50049.02ln002.0 ,                         (4.4) 
where l, w, and t represent the length, width, and thickness of the wire, respectively. The total 
extra self-inductance of the straight wires is 0.127 nH. Subtracting this extra self-inductance 












Figure 4.3: Sonnet EM simulated Q-factors of a 2-turn copper inductor with 
various air-gap heights. 
 
 
Q of 2-turn solenoid inductors with












400 um air gap
200 um air gap
85 um air gap
30 um air gap
No air gap
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LS (nH) RS (Ω) CP (fF) Self-resonant 
freq. (GHz) 
None 14.2 4.3 0.2816 0.2516 86.10 33.2 
30 µm 17.0 5.7 0.2764 0.2838 28.03 69.0 
85 µm 17.0 5.7 0.2764 0.2844 28.53 69.0 
200 µm 17.0 5.7 0.2764 0.2831 28.53 69.0 














Figure 4.4 Sonnet EM simulated equivalent circuit models of 2-turn solenoid inductors 
with no air-gap and 30 µm high air-gap at their peak-Q frequencies. 
 
From design considerations and simulation results described in this subsection, 
suspended arch-like solenoid copper inductors are fabricated with the following dimensions. The 
copper conductors are 25 µm wide and 15 µm thick. The vias are of 40 µm by 40 µm in area. 
The air core is of 75 µm wide, 80 µm long per turn, and 30 µm high at the arch top. The die areas 
0.2816 nH 0.2515 Ω 
86 fF 86 fF 
No air-gap, peak Q of 14.2 at 4.3 GHz 
0.2764 nH 0.2838 Ω 
28 fF 28 fF
30 µm air-gap, peak Q of 17.0 at 5.7 GHz 
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occupied by 2-turn, 3-turn, and 5-turn inductors are 0.012 mm2, 0.018 mm2, and 0.030 mm2, 
respectively. The inductors will be suspended 30 µm above the silicon substrate. Figure 4.5 
shows a schematic diagram of the three-dimensional model of 2-turn suspended arch-like 
solenoid inductor in this configuration. 
4.2 Fabrication 
Three-dimensional arch-like air-core suspended solenoid on-chip inductors as per design 
described in section 4.1 are fabricated using specific processes developed as described in chapter 











Figure 4.5: A drawing of a suspended 2-turn air-core arch-like solenoid on-chip inductor. 
 
A brief fabrication sequence of a three-dimensional suspended air-core arch-like solenoid 
inductor is shown in Figure 4.6. The fabrication sequence is started with the deposition of a 10 
nm Cr / 150 nm Cu / 10 nm Cr plating base layer on an oxidized silicon wafer. A layer of 30 µm 
thick SU-8 2025 is spin-coated on the substrate and the sample is soft baked at 65 °C for 2 






a photomask for substrate spacer posts, probe pads and ground plane patterns using a dose of 236 
mJ/cm2. It is post-exposure baked with the same conditions as those for the soft baking. Then, 
the SU-8 film was developed in the Nano SU-8 developer for 1.5 minutes. 
Prior to electroplating of copper spacer, invisible SU-8 residues are removed by etching 
in 100 % O2 plasma RIE with a gas pressure of 100 mTorr and incident RF power of 100 W for 6 
minutes. The spacer molds are filled to the top by copper electroplating as shown in Figure 4.6 
(a). The next layer of plating base is coated over the wafer and a layer of 30 µm thick SU-8 is 
spin-coated and patterned on top of the copper spacers to be used as an electroplating mold for 
bottom conductors. This mold is then cleaned in O2 plasma RIE and it is filled to the top by 
copper electroplating as shown in Figure 4.6 (b). 
A 30 µm thick SJR5740 layer is spin-coated and patterned to create 70 µm wide and 500 
µm long rectangular mesa structure as show in Figure 4.6 (c). This mesa is significantly 
deformed to obtain an arch-like cross-sectional profile sacrificial photoresist core for fabricating 
the top conductors. The deformed mesa core is coated with a 10 nm Cr / 300 nm Cu plating base. 
A 15 µm thick EAGLE2100 ED photoresist layer is conformally electroplated on the sacrificial 
polymeric core as shown in Figure 4.6 (d). This conformal photoresist layer is then patterned to 
obtain a conformal photoresist mold for formation of the arch-like top conductors. This 
photoresist mold is cleaned by O2 plasma RIE and filled to the top by copper electroplating as 
shown in Figure 4.6 (e). 
Finally, all sacrificial polymeric materials are etched away by O2 plasma RIE with 10 % 
CF4, and all plating base are removed by wet etching as shown in Figure 4.6 (f). Here, a mixture 
of 10 ml H2SO4 : 10 ml H2O2 : 200 ml H2O is used to etch copper and 40 g K3Fe(CN)6 : 40 g 
NaOH : 200 ml H2O is used to etch chromium. The removal of Cu plating base sacrificial layers 
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are done without protection for copper conductors since the plating base layers are much thinner 
than copper conductors. This causes the resulting copper conductors to be thinner than the 
designed thickness. Figure 4.7 - 4.10 are photomicrographs showing plan views of a 5-turn 


















Figure 4.6: Fabrication sequence of a three-dimensional suspended 

























































Figure 4.7: Photomicrographs of a 5-turn arch-like solenoid on-chip inductor under 
fabrication: (a) after copper spacer electroplating and bottom conductor 
photo resist mold development, (b) after bottom conductor electroplating 

































Figure 4.8: Photomicrographs of a 5-turn arch-like solenoid on-chip inductor under 
fabrication: after deformation of photoresist mesa, (b) after 































Figure 4.9: Photomicrographs of a 5-turn arch-like solenoid on-chip inductor under 
fabrication: (a) after copper electroplating of top conductors and 































Figure 4.10: Photomicrographs of a 5-turn arch-like solenoid on-chip inductor under 
fabrication: (a) after removal of sacrificial SJR5740 core, (b) after 
removal of bottom conductor SU-8 mold. 
 
Figure 4.11 (a), (b) and (c) show the resulted 2-turn and 3-turn suspended three-
dimensional arch-like air-core inductors with 30 µm air gap, 75 µm core width, 30 µm bottom 
conductors thickness, and 15 µm top conductors thickness. The conductor width is 25 µm and 
(a)
(b) 
Cu plating base on 
SU-8 layer 
Copper spacer SU-8 mold 
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the contact vias are 30 µm by 45 µm in size. Thin SU-8 residues remaining underneath the 
bottom conductors can be seen in these figures. Figure 4.11 (d) shows a copper arch-like 
inductor with over-electroplated top conductors in order to compensate for copper bulk loss 














Figure 4.11: SEM photomicrographs of copper arch-like inductors suspended in air 
30 µm above the substrate: (a) 2-turn, (b) 2-turn , (c) 3-turn, and 
(d) close view of an inductor with over-electroplated top conductors. 
 
4.3 Measurements, Modeling Results, and Discussions 
High frequency measurement procedures described in chapter 3 are used to characterize 
fabricated 2-turn, 3-turn, and 5-turn arch-like solenoid inductors. Probe pads and ground plane 
with inductor (DUT), and probe pads and ground plane without inductor (PAD) are measured 









with an Agilent 8510C automatic vector network analyzer from 500 MHz to 26 GHz using a pair 
of G-S-G (ground-signal-ground) type on-wafer 40A-GSG-200-P microprobes. Before 
measurements, the equipment is calibrated with a CS-5 standard impedance substrate by open-
short-load-thru method. 
The parasitic effect of the probe pads and the ground plane is de-embedded from the 
measured data by converting S-parameters of the DUT and the PAD into Y-parameters and 
subtracting Y-parameters of the PAD from those of the DUT. Figures 4.12 - 4.14 show Smith 
charts of S-parameter of the DUT, the PAD, and the de-embedded DUT. From the Smith charts, 
it can be noticed that the trace of S11 is almost identical to S22, and S21 is almost identical to S12. 
This implies a good symmetry between port 1 and port 2. 
In the Smith chart for S-parameters of the PAD, the reflection coefficients S11 and S22 are 
in the capacitive region (negative reactance). Therefore, the dominant parasitic effect of the 
probe pads and the ground plane is due to their stray capacitance to the substrate. In addition, the 
curly tails at high frequency regions of S11 and S22 in the Smith chart for PAD (pointed by an 
arrow inside a circle in Figure 4.12 (b) suggests that the probe pads and ground plane dummy 
patterns create parasitic capacitance similar to the one observed in a tunable capacitor fabricated 
on a low-resistivity silicon substrate [6]. 
In this work, three modeling methods are used to characterize arch-like on-chip solenoid 
inductors. They are the traditional π-network modeling, the physical π-network modeling, and 
the simplified physical π-network modeling. The traditional π-network model translates two-port 
ABCD-parameters into a particular circuit representation with a π-network at each frequency. 





























Figure 4.12: Measured S-parameters of a 2-turn arch-like solenoid inductor: 
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Figure 4.13: Measured S-parameters of a 3-turn arch-like solenoid inductor: 
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Figure 4.14: Measured S-parameters of a 5-turn arch-like solenoid inductor: 
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The drawback of traditional π-network modeling method is that the model parameters 
obtained do not represent physical elements of the inductor. The models tend to include stray 
capacitances in the inductance value. Furthermore, the models often give negative resistances at 
high frequencies. Similar effect of negative resistance occurs in Wye-to-Delta conversions of 
two-port networks containing large capacitances [58]. 
Figures 4.15 and 4.16 show Q-factors and model parameters of 2-turn, 3-turn, and 5-turn 
arch-like solenoid inductors as a function of frequency. The traditional models of 2-turn, 3-turn, 
and 5-turn arch-like solenoid inductors give series inductance of 0.61 nH, 0.66 nH, and 0.79 nH, 
respectively. These inductance values decrease slowly as the frequency increases. The series 
resistances are near 1 Ω and become negative at frequencies above 15 GHz. For the shunt 
capacitance-resistance, the capacitance values decrease exponentially with frequency and 
become less than 0.5 pF at frequencies above 5 GHz while the resistance values are in a range of 
300 Ω to 1 kΩ. 
Maximum Q-factors of arch-like solenoid inductors occur approximately in between 4 
GHz to 7 GHz. The model parameters at peak-Q frequencies are summarized in Table 4.2, where 
the self-resonance frequencies are approximated by the inductance LS at low frequency and 
capacitance CP at high frequency. Many of these model parameters have good agreements with 
those obtained from Sonnet EM simulations. For example, the peak Q-factor of the 2-turn arch-
like inductor is 17.66 at 4.71 GHz in this model while it is 17.0 at 4.3 GHz in the Sonnet model. 
Approximate self-resonant frequency is 34.54 GHz in this model while it is 33.2 GHz in the 
Sonnet model. Figure 4.17 shows traditional π-models for 2-turn, 3-turn, and 5-turn arch-like 
solenoid inductors at their peak-Q frequencies. For the series inductance and resistance, the 
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traditional π-model gives approximately twice the values than those obtained from Sonnet 
simulation. 
Physical model curve-fitting is the second modeling method used. Physical models of the 
2-turn, 3-turn, and 5-turn arch-like suspended solenoid inductors are obtained by curve fitting 
between guess values for π-model parameters and measured values. The MATLAB program 
“indmodel.m” as shown in Appendix C is used to perform curve fitting. The resulting physical 
model parameters are shown in Table 4.3. 
Self-resonant frequency of an inductor can be determined by the frequency at which the 
magnitude of its S21 is minimum [53]. The self-resonant frequencies of these suspended arch-like 
inductors are beyond 26 GHz since the input S21 does not have a minima below this frequency as 











Figure 4.15: Measured Q-factors of arch-like solenoid inductors and 
Q-factors obtained from the traditional π-network models. 
 
 


















































Figure 4.16: Traditional π-network model parameters of arch-like solenoid inductors: 
(a) LS and RS, and (b) CP and RP. 
 
 












































































Table 4.2: Parameters of 2-turn, 3-turn, and 5-turn arch-like solenoid inductors for 










RS (Ω) CP 
(pF) 
RP (kΩ) fSelf-resonant 
(GHz) 
2 17.66 4.71 0.616 0.449 1.080 0.570 34.54 
3 14.71 6.36 0.666 0.682 0.400 0.628 41.29 





















Figure 4.17: Simple π-models of 2-turn, 3-turn, and 5-turn arch-like solenoid 
inductors at their peak-Q frequencies. 
 
0.62 nH 0.45 Ω 
0.57 kΩ 0.57 kΩ 
1.08 pF 1.08 pF 
0.67 nH 0.68 Ω 
0.63 kΩ 0.63 kΩ 
0.40 pF 0.40 pF 
0.79 nH 0.90 Ω 
0.78 kΩ 0.78 kΩ 
0.07 pF 
0.07 pF 
2-turn arch-like solenoid 
inductor at 4.71 GHz 
3-turn arch-like solenoid 
inductor at 6.36 GHz 
5-turn arch-like solenoid 
inductor at 7.00 GHz 
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Table 4.3: Physical model parameters of arch-like suspended solenoid inductors 





2-turn 3-turn 5-turn 
LS (nH) 0.623 0.680 0.801 
R0 (mΩ) 63 71 251 
RS (Ω) R0+0.084f 0.238 R0+0.040f 0.276 R0+0.0023f 0.364 
CS (F) 3.911x10-26 2.7x10-28 5.78x10-27 
Cis1 (pF) 0.472 0.337 0.434 
Cis2 (pF) 0.645 0.395 0.395 
RSUB1 (kΩ) 0.771 0.734 0.691 
RSUB2 (kΩ) 0.966 0.331 0.728 
CSUB1 (fF) 2.85 4.10 9.04 
CSUB2 (fF) 4.02 1.93 8.10 
Peak Q 22.15 20.45 20.01 




> 26 > 26 > 26 
 
Figure 4.19 shows the S-parameters of 2-turn, 3-turn, and 5-turn arch-like suspended 
solenoid inductors obtained from measurements and from the curve-fitting modeling. These 
curve-fitted models have S-parameter values close to those obtained from measurements but do 
not show exact fit. From the results summarized in Table 4.3, a 2-turn arch-like inductor has an 
inductance of 0.62 nH, a maximum Q-factor of 22.15 at 6.36 GHz, and a very small turn-to-turn 
stray capacitance. With more turns, the 3-turn and 5-turn arch-like solenoid inductors have 
inductances of 0.68 nH and 0.80 nH, and slightly lower maximum Q-factor of 20.45 and 20.01, 
respectively. In Figure 4.20, the model Q-factors are seen to be lower than the measured Q-factor 
values but they both have the same trend in that the more the number of turns, the lower the Q-
factor. The model peak-Q frequencies are in good agreement with the measurements. Figure 4.21 
shows physical models of 2-turn, 3-turn, and 5-turn arch-like solenoid inductors. 
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In curve-fitting of the model equations to the measured data, initial guesses of model 
parameters and their lower and upper bounds have to be first defined. Convergence of model 
parameters to the solutions of the model equations depends largely on the choices of the initial 
values and the upper and lower bounds. It has been found that the imaginary part of measured 
admittances fit to the model equations very well. This makes the initial guess value of inductance 
converges very easily even when the guess value varies by an order of magnitude. On the other 
hand, the real part of measured admittances does not fit well to the model equations especially at 
low frequencies. This gives Q-factor values of the model lower than the values obtained from the 
measurements. 
Simplified physical model is the third modeling method used here. Similar to traditional 
π-model method, simplified physical model method translates the two-port ABCD-parameters 











Figure 4.18: S21 parameter of a 2-turn arch-like solenoid inductor obtained from 
measurements and from curve-fitting modeling. 
 

























































Figure 4.19: S-parameters of (a) 2-turn, (b) 3-turn, and (c) 5-turn arch-like suspended 
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Figure 4.20: Q-factors of arch-like suspended solenoid inductors from measurements and 
from curve-fitting modeling. 
 
simplified physical modeling method is its simplicity. It provides physical representation of the 
inductors without difficulties of curve-fitting. The drawback of the simplified physical modeling 
method is that it often gives negative resistances at high frequencies. Figure 4.22 show the 
simplified physical model parameters of 2-turn, 3-turn, and 5-turn arch-like solenoid inductors as 
a function of frequency. 
In this model, inductance values decrease slowly as the frequency increases. The series 
resistances are near 1 Ω and become negative at frequencies above 15 GHz. For the shunt 
capacitance and resistance, the capacitance value decreases exponentially with frequency and 
become less than 10 fF at frequencies above 5 GHz while the shunt resistance values are in the 
range of 350 Ω to 1 kΩ. 














































Figure 4.21: Physical π-models of (a) 2-turn, (b) 3-turn, and (c) 5-turn arch-like 
inductors from curve-fitting. 
 
0.62 nH 0.063+0.084f 0.238 Ω 
3.9x10-26 F 0.65 pF 0.47 pF
2.85 fF 4.02 fF 771 Ω 966 Ω 
0.68 nH 0.071+0.040f 0.276 Ω 
2.7x10-28 F 0.40 pF 0.34 pF 
4.10 fF 
1.93 fF
734 Ω 331 Ω 
0.80 nH 0.251+0.0023f 0.364 Ω 
5.8x10-27 F 0.40 pF0.43 pF 





Since the series branch of the π-network does not have self-resonant frequency below 26 
GHz, its measured value of self-resonant frequency and stray inter-turn capacitance CS cannot be 
determined from the measurement data. The value of CS is then determined by the guess value 
that gives Q-factor values from the model close to the Q-factor values from the measurements. 
Figure 4.23 shows Q-factors of a 2-turn arch-like solenoid inductor with different initial 
guess values of CS. The Q-factors of 2-turn, 3-turn, and 5-turn arch-like solenoid inductors 
resulting from this model for CS values of 2.00 fF, 3.06 fF, and 3.51 fF, respectively, are 
compared to the measured Q-factor values in Figure 4.24. 
As discussed in section 3.2, Equation (3.61) for Q-factor for this model consists of three 
parts; ωLS/RS, substrate loss factor, and self-resonant factor. If substrate loss and self-resonant 
factors can be eliminated, Q-factors of arch-like solenoid inductors can be represented only by 
ωLS/RS. Figure 4.25 shows the substrate loss and self-resonance factors as a function of 
frequency. It can be seen that the substrate loss factor is the major degradation factor of Q-factor 
since it drops quickly as frequency increases. 
Since the series resistance RS values turn negative at frequencies approximately above 18 
GHz, the substrate loss factor values in Figure 4.25 also turn negative. In Equation (3.61), when 
RS values are negative, both substrate loss factor and ωLS/RS parts becomes negative resulting in 
positive Q-factor values. Figure 4.26 shows the Q-factor values calculated with and without the 
substrate loss and the self-resonant factors. 
Using the simplified physical modeling method, the Q-factor values of arch-like solenoid 
inductors are in good agreement with values obtained from the measurements and the Sonnet 
simulations. Figure 4.27 shows a comparison of Q-factors resulting from the Sonnet simulation, 
 86
























Figure 4.22: Simplified physical π-model parameters of arch-like solenoid 
inductors: (a) LS and RS, and (b) CP and RP. 
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Figure 4.23: Modeled Q-factors of a 2-turn arch-like solenoid inductor resulting from 
















Figure 4.24: Measured and simplified physical model Q-factor values of 
arch-like solenoid inductors. 
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Figure 4.25: Substrate loss and self-resonance factors of arch-like solenoid 











Figure 4.26: Simplified physical modeled Q-factors of arch-like solenoid inductors with and 
without taking the substrate loss and resonance factors into account. 
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Figure 4.27: Q-factor comparison of a 2-turn arch-like solenoid inductor resulting from 
Sonnet simulation, from measurements, and from the 
simplified physical model. 
 
Simplified physical model parameters at peak-Q frequencies are summarized in Table 4.4 
and depicted in Figure 4.28. The self-resonance frequencies are approximated by the inductance 
LS at low frequencies and capacitance CP+CS at high frequencies. Expressing peak nomalized Q-
factors in terms of Q per nH results in the 2-turn, 3-turn, and 5-turn arch-like inductors having 
normalized Q-factor values of 28.64, 21.94, and 19.49 (nH)-1, respectively. 
 
 
Table 4.4: Parameters of 2-turn, 3-turn, and 5-turn arch-like solenoid inductors 




















2 17.64 4.70 0.616 0.449 2.00 3.24 0.572 88.59 
3 14.61 6.49 0.666 0.755 3.06 3.56 0.648 75.80 
5 15.42 7.00 0.791 0.903 3.51 10.63 0.928 47.59 
 
 
Q-factors of 2-turn arch-like solenoid inductors: 












































Figure 4.28: Simplified physical π-models of 2-turn, 3-turn, and 5turn arch-like 
solenoid inductors at their peak-Q frequencies. 
 
2.00 fF 
2-turn arch-like solenoid inductor at 4.70 GHz 
3-turn arch-like solenoid inductor at 6.49 GHz 
5-turn arch-like solenoid inductor at 7.00 GHz
0.616 nH 0.449 Ω 
572 Ω 572 Ω
3.24 fF 3.24 fF 
3.06 fF 
0.666 nH 0.755 Ω 
648 Ω 648 Ω
3.56 fF 3.56 fF 
3.51 fF 
0.791 nH 0.903 Ω 
928 Ω 928 Ω
10.63 fF 10.63 fF
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Using the simplified physical modeling method, the Q-factor values of arch-like solenoid 
inductors are close to the values from measurements and Sonnet simulations. measurement, and 
simplified physical model of a 2-turn arch-like solenoid inductor. Inductance values obtained 
from measurements and simplified physical models for the 2-turn, 3-turn, and 5-turn arch-like 
solenoid inductors at their peak-Q frequencies are 0.616 nH, 0.666 nH, and 0.791 nH, 
respectively. 
These inductance values include extra self-inductances of the straight wires such as the 
substrate spacers, suspending beams, and via pads. The total extra self-inductance values 
calculated from Equation (4.4) are 0.363 nH, 0.364 nH, and 0.381 nH for 2-turn, 3-turn, and 5-
turn arch-like solenoid inductors, respectively. Subtracting this extra self-inductance from the 
values 0.616 nH, 0.666 nH, and 0.791 nH, obtained from measurements results in the corrected 
inductance values of 0.253 nH, 0.302 nH, and 0.410 nH, for the 2-turn, 3-turn, and 5-turn arch-
like solenoid inductors, respectively. In comparison, the inductance values obtained from 
Wheeler’s formula given by Equation (4.3) are 0.060 nH, 0.094 nH, and 0.160 nH, respectively. 
The discrepancy between the corrected inductance value (0.153 nH) obtained from Sonnet 
simulation and the corrected inductance value (0.253 nH) obtained from measurement of a 2-turn 
solenoid inductor is approximately 0.10 nH. The discrepancy between the inductance value 
(0.060 nH) obtained from Wheeler’s formula and the corrected inductance value (0.253 nH) 
obtained from measurement of a 2-turn solenoid inductor is approximately 0.193 nH. The 
discrepancies between the inductance values (0.094 nH and 0.160 nH) obtained from Wheeler’s 
formula and the corrected inductance values (0.302 nH and 0.410 nH) obtained from 
measurements of the 3-turn and 5-turn solenoid inductors are approximately 0.208 nH and 0.250 
nH. The causes for discrepancies between the inductance values obtained from the Wheeler’s 
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formula, the Sonnet simulation, and the measurements of arch-like inductors are not certain. The 
discrepancies may results from the cross-sectional shapes of the solenoid cores used. A 
rectangular shape is used for Sonnet simulations, an arch-like shape is used for the fabricated 
inductors, and a circular shape is used in the Wheeler’s formula. Different arrangements of the 
conductor around the air core may be another cause for the discrepancies of inductance values 
since the Wheeler’s formula assumes that the solenoid is tightly wound using a circular wire and 
the turns almost touch each other, while the simulated and the fabricated inductors have turns 
further apart from each other due to limitations in fabrication.  
4.4 Conclusions 
Arch-like suspended solenoid inductors with 2-turn, 3-turn, and 5-turn configurations 
have been designed, fabricated, and characterized. Sonnet EM microwave simulation software 
has been used to study effects of air-gap distance in which the inductor body is suspended above 
the substrate. Raising the inductor above the substrate can significantly increase Q-factor. It has 
been found that air gap of 30 µm is a reasonable choice since there is no significant improvement 
in Q-factor when the air gap is greater than 30 µm. Arch-like solenoid inductors have been 
fabricated using electroplating of copper through thick photoresist and through conformal 
photoresist molds and utilizing an arch-like profile sacrificial photoresist mound. The fabricated 
inductors have been characterized by high frequency measurements and by modeling. On-wafer 
high frequency probes and automatic vector network analyzer measurement setup has been used 
to obtain two-port S-parameters of the inductor. S-parameters has been converted to ABCD 
parameters and translated into π-model equivalent circuits. Simple, physical, and simplified 
physical π-models have been obtained. 
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Using an appropriate initial value of CS it has been found that a simplified physical 
modeling method gives the equivalent circuit model and the modeled values of the Q-factors 
show very good agreement with the measured Q-factor values. The arch-like solenoid inductors 
with 2-5 turns have inductances in a range of 0.62-0.79 nH, series resistance in a range of 0.449-
0.903 Ω, and Q-factors in a range of 15.42-17.64 at peak-Q frequencies in a range of 4.7-7.0 
GHz. The normalized peak Q-factors are in a range of 19.49-28.64 (nH)-1. Self-resonant 
frequencies of arch-like inductors are above the maximum measured frequency at 26 GHz but 
the values estimated from simplified physical models are 88.6 GHz, 75.8 GHz, and 47.6 GHz, 
for the 2-turn, 3-turn, and 5-turn inductors, respectively. 
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CHAPTER 5 
ON-CHIP DOME-SHAPED SPIRAL INDUCTORS 
Although on-chip planar spiral inductor suffers from large capacitive coupling and eddy 
current losses in the substrate, its structural and fabrication simplicity is one of the well-known 
advantages. Since strong high frequency magnetic field along the spiral axis penetrates directly 
through the bulk of the substrate, the inductor body must be placed away from the substrate in 
order for this loss to be minimized. 
Utilizing LIGA-like surface micromachining technology, copper spacers as high as 
several hundreds micrometers can be inserted to raise the inductor body up from the substrate. In 
addition, stray capacitance between the turns of inductor can be reduced, by arranging the 
spiraling conductors along the curvature of a sacrificial dome-shape polymer mound so that the 
sidewalls of the spiral conductor do not fully overlap with the adjacent turns. 
This chapter describes design, fabrication, and characterization of a novel three-
dimensional on-chip inductor with dome-shape spiral conductor for high frequency application. 
The on-chip dome-shape spiral inductor is built utilizing thick photoresist electroplating mold 
based microstructure, patterning and deformation of a sacrificial photoresist dome, conformal 
electrodeposition and patterning of photoresist, and removal of polymeric layers. High frequency 
measurements and equivalent circuit modeling are utilized in inductor characterization. 
5.1 Design 
This section describes design issues relevant to on-chip spiral inductors for high 
frequency applications. Similar to arch-like solenoid inductors, series resistance of the conductor 
is one of the major sources of Q-factor degradation at high frequencies. To minimize the series 
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resistance, copper is used as conductors due to its low resistivity. Other sources of parasitic 
effects such as substrate loss and self-resonant factors can also be reduced. The first by raising 
the spiral conductor away from the substrate and the latter by arranging each turn of the spiral 
conductor at a different height level so that their side walls have a small overlap. Utilizing 
CMOS compatible post-IC micromachining techniques such as copper electroplating through 
thick photoresist molds and through a conformal photoresist mold on a dome-shape sacrificial 








Figure 5.1: Schematic diagram of a suspended dome-shape spiral inductor. 
 
The inductor consists of a pair of copper spacers, a copper spiral conductor, a short and a 
long via, and an air-bridge. One end of the spiral conductor is directly connected to one of the 
spacers. The other side of the spiral conductor is connected to the other spacer through the short 
via, the air-bridge, and the long via. 
In order to evaluate the appropriate height of the air-gap between the substrate and the 
inductor’s body needed for improved performance, Sonnet EM electromagnetic software tool is 












substrate. Due to limited software capabilities, only a flat spiral inductor can be simulated. In 
addition, only suspended spiral inductors with up to 2 turns can be simulated since simulation 
time of bigger inductors with Sonnet would be at least several days, if successfully done at all 
without computational failure on the available computer resources. 
Figure 5.2 shows a three-dimensional drawing of a suspended flat spiral inductor used in 
the simulation. The flat 2-turn spiral inductor has 25 µm wide and 20 µm thick spiral conductors, 
20 µm spacing between turns, 50 µm by 50 µm short via, and 100 µm by 100 µm long via. The 
spiral conductor has 120 µm inner diameter and 300 µm outer diameter. The height of air-gap 
between the inductor’s body and the silicon substrate is varied from no-gap to 400 µm. The 
oxidized silicon substrate is 680 µm thick with 1 Ω-cm resistivity. Due to limitation of available 
computer resources, the substrate spacer on the left is removed and replaced by a thin via as used 
in most planar microwave circuits. Instead of using physically thick spiral conductor, sheet 
resistivity of the spiral conductor is adjusted to obtain the spiral conductor with a virtual 
thickness of a 20 µm and the self-capacitance of the inductor is neglected. 
The simulated Q-factors of the 2-turn suspended spiral inductor with various air-gap 
heights are shown in Figure 5.3. It can be seen that Q-factors of this flat spiral inductor improves 
slightly from peak-Q of 23.45 at 6.5 GHz to 24.77 at 12.0 GHz when the air-gap height is in 
varied from zero to at least 30 µm. The frequency range, for which Q-factors are approximately 
above 20, extends from 2 - 9 GHz for the non-suspended inductor case to 2 - 15 GHz for over 30 
µm air-gap suspended inductors. In addition, the self-resonant frequency extends from 
approximately 14 GHz to 21 GHz as seen clearly from the points where the Q-factors approach 
zero in Figure 5.3. Table 5.1 shows model parameters given by Sonnet EM simulations. Figure 
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5.4 shows equivalent circuit models of the flat suspended and non-suspended spiral inductors at 
their peak-Q frequencies. 
From Figure 5.3, it is concluded that increasing the air-gap height from 30 µm to 400 µm 
does not significantly improve the inductor performance. Therefore, 30 µm high air-gap will be 
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Figure 5.3: Q-factors of 2-turns flat spiral inductors with various air-gap heights 












LS (nH) RS (Ω) CP (fF) Self-resonant 
freq. (GHz) 
None 23.45 6.5 1.725 1.795 67.65 14.0 
30 µm 24.77 12.0 1.928 3.653 29.65 21.0 



















Figure 5.4: Equivalent circuit models for a 2-turn flat spiral inductor with no air-gap 
and 30 µm high air-gap at their peak-Q frequencies from Sonnet EM 
simulation. 
 
In designs of conventional planar on-chip square spiral inductors, the inductance values 
can be approximated by Greenhouse’s formula [57]. Square spiral conductors are popular since 
their layout can be drawn easily in most layout and patterning tools. However, polygonal spiral 
conductors have been used to obtain better performance than square spiral conductors [59]. In 
this dissertation, a circular spiral conductor is used since it is to be fabricated on top of a 
spherical sacrificial photoresist dome. 
Since Greenhouse’s formula does not provide inductance estimation for polygonal or 
circular spiral inductors, other estimation methods must be used. Mohan et al. provided simple 
accurate expressions for planar polygonal spiral inductances using modified Wheeler formula, 
1.725 nH 0.1795 Ω 
67.65 fF 
No air-gap, peak Q of 23.45 at 6.5 GHz 
1.982 nH 3.653 Ω 
29.65 fF 29.65 fF
30 µm air-gap, peak Q of 24.77 at 12 GHz 
67.65 fF 
 100
current sheet approximation formula, and data-fitted monomial formula [59]. Current sheet 
approximation provides inductance value of a circular spiral inductor based on the magnetic 
permeability of conductor, number of spiral turns, average diameter, filling ratio, and empirical 




ddd +=                                                    (5.1) 
where dout and din are inner and outer diameters of a spiral inductor as shown in Figure 5.5. The 
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With known average diameter davg, filling ratio ξ , copper permeability µ = 4πx10-7 H/m, number 










L avg ++= .                                (5.3) 
For the 2-turn spiral inductor used in Sonnet simulations with 120 µm inner diameter and 300 
µm outer diameter, the average diameter is 210 µm and the filling ratio is 0.43. Using empirical 
constants for circular spiral conductors c1 = 1.00, c2 = 2.46, c3 = 0.00, and c4 = 0.20, Equation 
(5.3) gives the inductance of 0.94 nH, compared to 1.73 nH and 1.93 nH from Sonnet simulation 
of non-suspended and 30 µm suspended 2-turn flat spiral inductors, respectively. 
It can be seen that inductance value given by current sheet approximation is lower than 
the value given by electromagnetic field solving method used by Sonnet EM since current sheet 












Figure 5.5: Drawing of a 3-turn spiral conductor. 
 
For a 3-turn spiral inductor with 120 µm inner diameter and 390 µm outer diameter, the 
average diameter is 255 µm, the filling ratio is 0.53, Equation (5.3) gives an inductance value 
2.30 nH. With expected inductance value of a few nH, a 3-turn on-chip dome-shape spiral 
inductor is designed with photomask layout shown in Figure 5.6. The copper spiral conductor is 
25 µm wide. The spiral has a 120 µm inner diameter and 390 µm outer diameter. The spiral turns 
are separated by 20 µm. The spiral conductor is fabricated on a sacrificial SJR5740 photoresist 
dome 800 µm in base diameter and 70 µm high. The short via at spiral center is 50 µm by 50 µm 
in cross-section and approximately 15 µm high. The long via is 100 µm by 100 µm in cross-
section and is approximately 85 µm high. The base of photoresist dome is placed on top of the 
first SU-8 sacrificial mold layer for electroplating of 30 µm high copper substrate spacer. Along 
with the inductor, two-port 100 µm pitch G-S-G probe pads and signal ground plane are 




ground plane without inductor are also provided for de-embedding of probe pads and ground 



















Figure 5.6: Photomask layout of a 3-turn dome-shaped suspended spiral inductor. 
 
5.2 Fabrication 
In order to fabricate the dome-shaped spiral inductor, several technologies are used 
including LIGA-like micromachining utilizing copper electroplating through thick photoresist 
mold, deformation of photoresist mesa to form a sacrificial photoresist dome, conformal 
photoresist deposition and patterning, and removal of polymeric sacrificial materials by plasma 
etching. Figure 5.7 illustrates fabrication sequences of a suspended dome-shaped spiral inductor. 
Fabrication starts with obtaining an insulating layer on the Si substrate. This is followed by 
deposition of electroplating base (10 nm Cr / 150 nm Cu / 10 nm Cr) by e-beam evaporation. A 
44 µm thick SJR5740 photoresist layer is spin coated on the plating base. The sample is naturally 





°C to 95 °C for one hour. After soft baking the sample is naturally cooled down outside the oven. 
Since SJR5740 photoresist has low photosensitivity, the sample was dipped in de-ionized (DI) 
water for one hour so that the photoresist can absorb some moisture. SJR5740 layer is exposed to 
UV light with a dose of 380 mJ/cm2 using circular patterns as a photomask. The UV exposed 
photoresist layer is developed in MF354 developer for approximately 30 minutes. In this step, 
the sample must be dipped in the developer immediately after UV exposure to prevent air bubble 
formation inside this thick photoresist film. Once the sample is placed in the developer, some air 
bubbles might form on top of the photoresist layer. These bubbles could be occasionally washed 
out before further development with flowing DI water. After development, cylindrical shape 
photoresist mesa is formed as shown in Figure 5.7 (a). The cylindrical photoresist mesa is 
converted into a dome-shape mound by thermal deformation. In this process the sample is placed 
in the acetone absorption apparatus described in section 2.2 of this thesis. The sample absorbs 
acetone vapor at 50 °C for 1 minute with a ratio of acetone 1.66 µl per 1 ml of air so that the 
photoresist can reflow easily. The acetone vapor exposed photoresist mesa is then treated with 
multiple steps of thermal reflow on a hot plate at 95 °C for 5 minutes, at 130 °C for 4 hours, and 
finally at 150 °C for 15 minutes. After it is thermally reflowed, the cylindrical photoresist mesa 
turns into a dome shape. At this point, the photoresist dome is dried enough to be used as a 
sacrificial support layer for copper spiral conductor. The photoresist residue outside the dome 
area is cleaned by oxygen reactive ion etching for 5 minutes at 100 mTorr with RF power of 50 
W. 
In order to fabricate copper spiral conductor on the surface of the photoresist dome, a 100 
nm thick Cu plating base is deposited on the sample by magnetron sputtering. A 16 µm think 
Eagle2100 layer is then conformally electrodeposited on the plating base along the surface of the 
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photoresist dome. The sample is cleaned in 10 % sulfuric acid prior to electrodeposition. 
Electrodeposition is done in an electroplating bath containing 333 ml DI water and 666 ml 
Eagle2100. The sample is connected to the cathode at 40 V DC constant voltage source while a 
stainless steel plate is connected to the anode. Both the sample and the stainless steel plate are 
dipped in electroplating bath approximately 15 cm apart. The solution is constantly stirred with a 
magnetic bar at 300 rpm. After a 40 V DC constant voltage is applied into the sample, 
photoresist micelles with positive charges are deposited on the sample. Electrodeposition is 
automatically stopped since the sample is insulated by the deposited photoresist micelles. 
The sample is then mildly rinsed in DI water to wash out excessive photoresist micelles, 
and dried in air. It is further dried in vacuum at 100 mTorr for 4 hours instead of soft baking to 
prevent thermal reflow of unexposed Eagle2100 layer. Dried Eagle2100 film as depicted in 
Figure 5.7 (b) is exposed to UV light with a spiral conductor photomask pattern with a UV 
exposure dose of 208 mJ/cm2. To prevent mechanical damage to the photoresist dome, 
photomask is placed on top of the wafer without pressing it against the wafer. Using this UV 
exposure method, the photomask touches only the top of the photoresist dome, resulting in an 
air-gap approximately 70 µm high between the base of the dome and the photomask. This makes 
UV exposure at the dome base similar to proximity printing in which the minimum line width lm 
that can be printed is roughly given by 
glm λ=                                                         (5.4) 
where λ is the wavelength of UV light and g is the gap between the photomask and the 
photoresist. With i-line 365 nm UV light and the gap height of 70 µm, lm is approximately 5.05 
µm. After UV exposure, the sample is then developed in a diluted Eagle2005 developer 
containing 1:24 Eagle2005:DI water at 38 °C. Adhesion failure of Eagle2100 film is avoided by 
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not stirring the solution nor shaking the sample. The sample with photoresist mold for spiral 




















Figure 5.7: Fabrication sequences for a suspended dome-shaped spiral inductor. 
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Eagle2100 photoresist mold is cleaned by reactive ion etching in 100 % oxygen plasma 
with a pressure of 100 mTorr and RF power of 100 W for 20 minutes, followed by rinsing in 10 
% sulfuric acid and DI water. The latter step is for cleaning of the Cu plating base layer. 
Photoresist mold of spiral conductor is then filled with electroplated copper up to the mold 
surface. The bath for copper plating is a solution of 250 g cupric sulfate (CuSO4.5H2O), 50 ml 
sulfuric acid (H2SO4) and 1000 ml DI water. Figure 5.7 (c) shows Eagle2100 photoresist mold 
after spiral conductor copper electroplating. 
Once the copper spiral conductor is formed, Eagle2100 photoresist mold is removed by 
RIE in a gas mixture of 10 % carbon tetrafluoride (CF4) and 90 % oxygen at a pressure of 200 
mTorr and RF power of 150 W for three hours. Figure 5.7 (d) shows the spiral conductor after 
Eagle2100 conformal photoresist mold is removed. After removal of Eagle2100 photoresist 
layer, the old and dirty plating base is removed by a copper etchant containing 1:1:20 
H2SO4:H2O2:H2O and a new 100 nm copper plating base is recoated by magnetron sputtering. 
In order to link the center end of copper spiral conductor to a probe pad, a pair of copper 
vias and an air-bridge is formed using SU-8 thick photoresist and SJR5740 as electroplating 
molds respectively. Since the center end of copper spiral conductor and the probe pad are at 
different height, SU-8 photoresist is also used as a medium for surface planarization. For these 
purposes, SU-8 2002 is spin-coated on the sample at 3000 rpm to fill voids that might appear on 
the sample, then an 85 µm thick layer of SU-8 2075 is spin-coated at 3000 rpm to cover the 
sample to a level slightly above the center end of copper spiral conductor. The sample is soft-
baked in an oven at 65 °C for 6 minutes and at 95 °C for 18 minutes and is then exposed to UV 
light with 423 mJ/cm2 dose, to pattern the long via hole to the probe pad. The UV exposed 
sample is baked at 65 °C for 2 minutes and at 95 °C for 14 minutes and is cooled down naturally 
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outside the oven. The long via pattern is developed in SU-8 developer for 7 minutes, washed in 
isopropanol, rinsed in DI water and dried in air. The long via hole is cleaned by reactive ion 
etching in 100% oxygen plasma with a pressure of 100 mTorr and RF power 100 W for 6 
minutes, followed by rinsing in 10 % sulfuric acid and DI water. Copper is filled in the long via 
hole by electroplating up to the top surface of SU-8 mold as shown in Figure 5.7 (e). To form the 
short via, previous SU-8 mold was removed by reactive ion etching down to the center end of 
spiral conductor. A layer of 30 µm thick SU-8 2025 is spin coated at 3000 rpm and soft baked in 
an oven at 65 °C for 2 minutes and at 95 °C for 6 minutes, and is exposed to UV light with 240 
mJ/cm2 dose to pattern the short via hole. The UV exposed sample is baked at 65 °C for 2 
minutes and at 95 °C for 14 minutes and is cooled down naturally outside the oven. The short via 
pattern is developed in SU-8 developer for 1 minute and 30 seconds, washed in isopropanol, 
rinsed in DI water and dried in air. The short via hole is cleaned by RIE in 100 % oxygen plasma 
for 6 minutes at a pressure of 100 mTorr and RF power of 100 W, followed by rinsing in 10 % 
sulfuric acid and DI water. Copper is filled in the short via hole by electroplating from the center 
end of spiral conductor up to the top surface of SU-8 mold as shown in Figure 5.7 (f). 
In order to form an air-bridge that connects both short and long vias together, 100 nm 
thick Cu plating base is coated on the sample by magnetron sputtering, followed by spin coating 
of 15 µm thick SU-8 2005 photoresist at 750 rpm. The sample is soft-baked in an oven at 65 °C 
for 2 minutes and at 95 °C for 5 minutes and is exposed to UV light with 130 mJ/cm2 dose to 
pattern the air-bridge. The UV exposed sample is baked at 65 °C for 2 minutes and at 95 °C for 4 
minutes and is cooled down naturally outside the oven. The air-bridge pattern is developed in 
SU-8 developer for 45 seconds, washed in isopropanol, rinsed in DI water and dried in air. The 
air-bridge photoresist mold is cleaned by RIE in 100 % oxygen plasma with a pressure of 100 
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mTorr and RF power of 100 W for 6 minutes, followed by rinsing in 10 % sulfuric acid and DI 
water. Copper is filled in the air-bridge mold by electroplating as shown in Figure 5.7 (g). 
Once all layers are formed, SJR5740 photoresist mold is removed by washing in acetone. 
Copper plating-base layers are removed by copper wet etchant. SU-8 photoresist mold is 
removed by RIE using a gas mixture of 10 % carbon tetrafluoride (CF4) and 90 % oxygen at a 
pressure of 200 mTorr and RF power of 150 W. After the last plating base is removed, the 
photoresist dome is washed in acetone and removed by RIE using the same conditions as those 
for SU-8 removal. Figure 5.7 (h) shows a diagram of a dome-shaped inductor after all sacrificial 
materials are removed. Figures 5.8 and 5.9 show a 3-turn suspended dome-shape spiral inductor 
under fabrication. Figure 5.10 shows a SEM photomicrograph of the resulting 3-turn dome-
shaped spiral inductor after all sacrificial materials have been removed. The spiral conductor is 
seen to sag. This might be due to its weight or due to residual stress in the conductors after the 
sacrificial support material has been removed. This causes the outer most turn to touch the 
substrate. 
Although Sonnet simulation suggests that 30 µm high air gap is enough to optimize 
substrate losses, future work should increase the height of the substrate spacers to raise the spiral 
conductor further so that it would not touch the substrate. This will improve the Q-factor and 
self-resonant frequency of the inductor. The close-up views of both sides of probe pads are 
shown in Figure 5.11. 
5.3 Measurements, Modeling Results, and Discussions 
High frequency measurement procedures described in chapter 3 are used to characterize 
the fabricated 3-turn dome-shape spiral inductor. Both inductor with probe pads and ground 
plane (DUT), and probe pads and ground plane only (PAD) are measured with an Agilent 8510C 
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automatic vector network analyzer from 500 MHz to 26 GHz using a pair of G-S-G type on-
wafer 40A-GSG-200P microprobes. The setup is calibrated with a CS-5 standard impedance 


















Figure 5.8: Photomicrographs of a dome-shaped spiral inductor under fabrication: 
(a) a cylindrical photoresist mesa, (b) a photoresist dome converted 

























Figure 5.9: Photomicrographs of a dome-shape spiral inductor under fabrication: 
(a) electrodeposited spiral conductor on the photoresist dome and  






















































Figure 5.11: SEM photomicrographs of a 3-turn dome-shape spiral inductor: (a) Probe pad 






Figure 5.12 (a) and 5.12 (b) show Smith charts of measured two-port S-parameters of the 
DUT and the PAD from 500 MHz to 26 GHz. Figure 5.12 (a) indicates that the DUT has large 
parasitic effect of the probe pads and the ground plane. These parasitic effects can be de-
embedded by converting S-parameters of both the DUT and the PAD into Y-parameters and then 
subtracting the Y-parameters of the PAD from those of the DUT. Figure 5.12 (c) shows Smith 
chart of the de-embedded S-parameters. Since the de-embedded S11 is almost identical to S22 
and S21 is almost identical to S12, it is found that the structural asymmetry of a dome-shaped 
spiral inductor does not affect reciprocity of two-port S-parameters.  
In chapter 4, it has been shown that Q-factor values of an inductor obtained from the 
simplified physical modeling fit very well to those obtained from measurements. On the other 
hand, Q-factor values obtained from the traditional π-model and the physical modeling are 
obviously lower than those obtained from measurements. Therefore, only simplified physical 
model method is used in modeling of the dome-shape spiral inductor. 
Simplified physical model method translates the two-port ABCD-parameters into a 
particular narrow band circuit representation with a π-network. It provides physical 
representation of the inductor without difficulties of curve-fitting. However, it might give 
negative series resistance at some frequencies at which model parameters values do not represent 
equivalent circuit correctly. This usually occurs at frequencies far beyond the peak-Q region. 
Figure 5.13 shows simplified physical model parameters of a 3-turn dome-shape spiral 
inductor as a function of frequency. The model has inductance value in a range of 3 nH. The 
series resistance increases with frequency up to near 100 Ω at 26 GHz. The shunt capacitance 
























Figure 5.12: Measured S-parameters of a 3-turn dome-shape spiral inductor: 





















15 GHz while the shunt resistance value decreases exponentially from 3.5 kΩ to 0.3 kΩ. Since 
the series branch of the π-network does not have self-resonant frequency below 26 GHz, its 
measured value of self-resonant frequency and stray inter-turn capacitance CS cannot be 
determined from the measurement data. The value of CS is then determined from the guess value 
that gives the same Q-factor values as the measured Q-factor values as shown in Figure 5.14. 
Using CS of 9.48 fF gives the best fit for Q-factor values for a 3-turn dome-shaped spiral 
inductor. For clarity, the Q-factor values obtained from the use of CS of 9.47 fF is plot again in 
Figure 5.15 against the measured Q-factor values. 
The resulting 3-turn dome-shape spiral inductor has the peak-Q factor value of 35.9 and 
the inductance value of 3.368 nH at 1.65 GHz. The self-resonant frequency of 17.84 GHz is 
obtained from Figure 5.15 at the point where Q-factor values approach zero. As discussed in 
section 3.2, Equation (3.61) of the model Q-factor consists of a product of three components 
namely ωLS/RS, the substrate loss factor, and the self-resonance factor. If substrate loss and self-
resonance factors could be eliminated, Q-factors of arch-like solenoid inductors can be 
represented only by ωLS/RS. Figure 5.16 shows the substrate loss and self-resonance factors as a 
function of frequency. In contrast to the arch-like solenoid inductor case, the self-resonance 
factor is the major factor contributing to the Q-factor degradation since it drops rapidly as the 
frequency increases. 
Figure 5.17 shows the Q-factor values calculated from the simplified physical model with 
and without the substrate loss and the self-resonance factors. Simplified physical model 
parameters at peak-Q frequencies are summarized in Table 5.2 and depicted in Figure 5.18. The 
self-resonance frequencies are approximated by the inductance LS at low frequencies and 
capacitance CP+CS at high frequencies. 
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5.4 Conclusions 
A novel suspended 3-turn dome-shaped spiral inductor has been designed, fabricated, and 
characterized. Sonnet EM microwave simulation software has been used to study effects of air-
gap distance in which the inductor body is suspended above the substrate. Raising the inductor 
above the substrate by 30 µm or greater can improve the Q-factor and the self-resonant 
frequency of a spiral inductor. Dome-shaped spiral inductor has been fabricated by electroplating 
of copper in thick photoresist and conformal photoresist molds and by utilizing a sacrificial 
photoresist dome. 
The dome with the base diameter of 800 µm and the height of 70 µm is formed by 
deformation of a cylindrical photoresist mesa. A copper 3-turn dome-shaped spiral inductor has 
been demonstrated in this work. In this configuration, most parts of the spiral conductor are 
suspended in the air to reduce substrate losses. Fabrication of spiral conductor on top of a 
sacrificial photoresist dome helps reduce inter-turn fringing capacitance since the sidewalls of 
the spiral conductor turns do not fully overlap to each other. The fabricated inductor has been 
characterized using high frequency measurements and by modeling. On-wafer high frequency 
probes and automatic vector network analyzer measurement setup has been used to obtain two-
port S-parameters of the inductor. Parasitic effects are removed from the measured S-parameters 
and converted to ABCD-parameters and translated into π-model equivalent circuits. 
A simplified physical π-model has been obtained. It was found that the Q-factor values 
obtained from the simplified physical modeling technique are in very good agreement with the 
measured Q-factor values. A 3-turn dome-shape spiral inductor has inductance in the range of 
2.58 - 4.01 nH, series resistance of 1 Ω or less up to 20 GHz, a peak Q-factor of 35.90 at 1.65 























Figure 5.13: Simplified physical π-model parameters of a 3-turn dome-shape spiral 
inductor: (a) LS and RS, and (b) CP and RP. 
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Figure 5.14: Q-factor values of a 3-turn dome-shaped spiral inductor resulting from three 












Figure 5.15: Measured and simplified physical model Q-factor values of a 3-turn 
dome-shaped spiral inductor. 
 
 
























Modeled Cs = 9.48 fF
Modeled Cs = 0.13 pF
Modeled Cs = 0.58 pF
































Figure 5.16: Substrate loss and self-resonance factors of a 3-turn spiral 













Figure 5.17: Q-factor values of a 3-turn dome-shaped spiral inductor obtained from 
simplified physical model, with and without substrate loss and 
self-resonance factors. 
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Table 5.2: Parameters of a 3-turn dome-shaped spiral inductor with simplified 
physical π-models. 
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Figure 5.18: Simplified physical π-model of a 3-turn inductor at peak-Q frequency. 
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Monolithically integrated passive inductor with high Q-factor and high self-
resonant frequency value are very desirable in high frequency circuits for wireless 
communication devices. At high frequencies, Q-factor and self-resonant frequency of an 
inductor are significantly degraded due to losses from series resistance of the conductor, 
magnetically induced eddy current in the substrate, and reduced self-resonant frequency 
due to capacitance coupling between the inductor’s body and the  substrate. 
In this dissertation, MEMS-based post-CMOS fabrication techniques such as 
formation of metallic microstructure by electroplating in a thick photoresist mold, 
formation of arch-like and dome-shaped photoresist mounds as sacrificial three-
dimensional structures, formation of three-dimensional metallic microstructures by 
electroplating in molds formed by conformal electrodeposition and patterning of 
photoresist, and removal of sacrificial polymeric materials by reactive ion etching, are used 
for the realization of three-dimensional high-Q and high self-resonant frequency inductors 
for high-frequency applications. Novel three-dimensional, arch-like solenoid and dome-
shaped spiral, inductors have been designed, fabricated, and characterized. 
Insertion of air-gap between the inductor’s body and the substrate is used to 
improve inductor’s performance as described above. Sonnet EM electromagnetic 
commercial microwave simulation tool is used to evaluate necessary air-gap height to 
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enhance high frequency performance of the inductor. According to Sonnet simulations, 30 
µm air-gap height is adequate for both solenoid and spiral inductors. 
Suspended arch-like solenoid copper inductor has flat bottom directly connected to 
the arch-like top conductor with an air-core in between. With the arch-like top conductor 
design, the number of contact points between top and bottom conductors, which are major 
sources for series resistance of the inductor, reduces from 4 points per turn to 2 points per 
turn. 
Suspended dome-shaped spiral copper inductor has spiral conductor with the outer 
end connected to one probe pad, and the inner end connected to another probe pad through 
vias and an air-bridge. The spiral conductor is fabricated on a sacrificial photoresist dome 
so that sidewalls of spiral turns overlap less with each other reducing inter-turn stray 
capacitances. 
Fabricated inductors are characterized and modeled at high frequencies. An 
automatic vector network analyzer has been used to measure high frequency S-parameters 
of the on-chip inductors with the additional ground-signal-ground type transmission line 
probe pads. Parasitic effects of these additional probe pads and ground plane are de-
embedded from the measured data in order to obtain accurate S-parameters. De-embedded 
S-parameters are converted to ABCD-parameters and directly translated into a π-model 
network. Three modeling method, traditional simple π-model, physical, and simplified 
physical π-models, are used to extract equivalent circuit model parameters. The simplified 
physical modeling method gives the best model parameters in good agreement with the 
measurement results. 
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The resulting 2-turn, 3-turn, and 5-turn arch-like suspended inductors have 
inductances between 0.62 to 0.79 nH and peak Q-factors between 15.42 to 17 at peak-Q 
frequencies between 4.7 GHz to 7.0 GHz. Self-resonant frequencies of these arch-like 
inductors are greater than 26 GHz, which is the maximum measurable frequency of our 
measurement setup. The self-resonant frequency values estimated from the simplified 
physical models for the arch-like inductors are between 47.6 GHz to 88.6 GHz. The 3-turn 
dome-shaped spiral inductor has an inductance value of 3.37 nH, peak Q-factor of 35.9 at 
1.65 GHz, and self-resonant frequency at 18.74 GHz. 
6.2 Suggestions for Future Work 
The arch-like solenoid inductors are suitable for applications that need small 
inductances and small chip area. In contrast, dome-shape spiral inductors occupy larger 
chip area but provide higher inductance values and higher Q-factor. In high frequency 
applications that need inductors with small chip area, large inductance, high Q-factors and 
high self-resonant frequencies, LIGA-like high aspect ratio fabrication techniques might be 
used to realize high aspect ratio suspended solenoid inductors that provide high inductance 
values per unit chip area. 
Sonnet EM simulation tool can be used to approximate high frequency properties of 
high aspect ratio suspended solenoid inductor. Figure 6.1 shows three-dimensional drawing 
of a LIGA-like solenoid inductor used in Sonnet simulation. The simulation results of high 
aspect ratio suspended solenoid inductors show Q-factors over 40 and inductances between 
0.6 nH to 1.2 nH while occupying small chip area as shown in Figure 6.2. Provided 
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techniques to form high aspect ratio via holes is successful, high Q-factor air core LIGA-
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Figure 6.2: Simulation results of high aspect ratio suspended LIGA-like solenoid 
inductors with air core heights from 100 µm to 400 µm : (a) Q-factors 
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PROCESS SEQUENCES OF SUSPENDED ON-CHIP 
ARCH-LIKE SOLENOID INDUCTOR 
This appendix contains the detailed process sequences used in fabrication of the 
suspended on-chip arch-like solenoid inductor in chapter 4. 
 
1. Clean Si wafer with TCE, acetone, methanol, and DI water. 
2. Oxidize Si wafer to obtain 500 nm thick SiO2 layer. 
3. Deposit 10 nm Cr / 150 nm Cu / 10 nm Cr plating base. 
4. Spin-coat a layer of 30 µm thick SU-8 2025 at 3000 rpm for 30 seconds, remove the edge bead 
manually. 
5. Soft-bake the wafer in an oven at 65 °C for 2 minutes and at 95 °C for 6 minutes, and cooled 
down naturally on an insulator. 
6. Expose UV light on SU-8 layer with 236 mJ/cm2 dose through mask no. 1 for substrate 
spacers. 
7. Post-exposure bake the sample the same conditions as in step 5. 
8. Develop the substrate spacer patterns in Nano SU-8 developer for 1.5 minutes, wash the 
sample in isopropanol, rinse in DI water and naturally dry in air. 
9. Clean the SU-8 molds by RIE in 100 % O2 plasma at 100 mTorr and 100 W RF power for 6 
minutes. 
10. Remove topmost Cr layer of the plating base in a solution of 20g : 20g : 100 ml of 
NaOH : K3Fe(CN)6 : H2O and electroplate copper to fill up the molds. 
11. Deposit a new Cu plating base as in step 3. 
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12. Fabricate another layer of SU-8 as in step 4-10 with mask no. 2 for bottom conductor. 
13. Spin-coat a layer of 30 µm thick SJR5740 at 750 rpm for 30 seconds. 
14. Soft-bake SJR5740 layer in an oven by ramping the temperature from 50 °C to 95 °C, bake 
at 95 °C for one hour and naturally cool the sample down on an insulator outside the oven. 
15. Expose UV light on SJR5740 layer with 322 mJ/cm2 dose through mask no. 3 for 
photoresist mesa. 
16. Develop the photoresist mesa patterns in MF354 developer for 28 minutes, rinse the 
sample in DI water, and dry naturally in air. 
17. Expose the sample to acetone vapor with acetone concentration 1.66 µl per 1 ml of air 
in a closed container on a hot plate at 50 °C for 1 minute. 
18. Reflow the photoresist mesa on a hot plate at 95 °C for 5 minutes. 
19. Hard-bake the photoresist mesa on a hot plate at 120 °C for 4 hours. 
20. Hard-bake the photoresist mesa on a hot plate at 150 °C for 15 minutes and naturally cool 
down the sample. 
21. Deposit 10 nm Cr / 300 nm Cu plating base on the photoresist mounds. 
22. Electroplate a 16 µm thick EAGLE2100 photoresist in an electroplating bath containing 
666 ml Eagle2100 and 333 ml DI water at room temperature with 300 rpm stirring by 
by biasing the sample with 40 VDC (anode to electrode plate and cathode to the sample). 
23. Gently rinse the sample in DI water and naturally dry it in air. 
24. Dry EAGLE2100 layer in vacuum below 100 mTorr for 4 hours. 
25. Expose UV light on EAGLE2100 layer with 208 mJ/cm2 dose through mask no. 4 for top 
conductor. 
26. Without post-exposure baking, gently develop top conductor patterns in a 1:24 diluted 
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solution of EAGLE2005 developer and DI water at 38 °C for 2 minutes 30 seconds, 
gently rinsed in DI water, and naturally dry in air. 
27. Clean EAGLE2100 photoresist mold by reactive ion etching in oxygen for at least 20 
minutes at 200 W RF power and 200 mTorr pressure. 
28. Clean copper plating base with 10 % sulfuric acid and electroplate copper to fill up the 
molds. 
29. Wash out Eagle2100 molds by acetone and methanol. 
30. Remove Eagle2100 mold residue by RIE with 10% CF4 in O2 at 200 mTorr and 350 W RF 
power for 15 minutes. 
31. Remove top conductor Cu plating base layer in a solution of 1:1:20 H2SO4:H2O2:H2O. 
32. Remove Cr layer in a solution of 20g : 20g : 100 ml of NaOH : K3Fe(CN)6 : H2O. 
33. Wash out SJR5740 sacrificial core by acetone and methanol, rinse in DI water and naturally 
dry in air. 
34. Remove SJR5740 sacrificial core residue by RIE with 10% CF4 in O2 at 200 mTorr and 350 
W RF power for  30 minutes. 
35. Remove Cr layer with the same etchant as in step no. 32. 
36. Remove bottom conductor Cu plating base as in step no. 31. 
37. Etch SU-8 molds by RIE with 10% CF4 in O2 at 200 mTorr and 350 W RF power. 
38. Remove the last Cu plating base as in step no. 31. 
39. Perform high frequency measurements and modeling. 
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APPENDIX B 
PROCESS SEQUENCES OF SUSPENDED 
ON-CHIP DOME-SHAPED SPIRAL INDUCTOR 
 
This appendix contains the detailed process sequences used in fabrication of the 
suspended on-chip dome-shaped spiral inductor in chapter 5. 
1. Clean Si wafer with TCE, acetone, methanol, and DI water. 
2. Oxidize Si wafer to obtain 500 nm thick SiO2 layer. 
3. Deposit 10 nm Cr / 150 nm Cu / 10 nm Cr plating base. 
4. Spin-coat a layer of 30 µm thick SU-8 2025 at 3000 rpm for 30 seconds, remove the edge bead 
manually. 
5. Soft-bake the wafer in an oven at 65 °C for 2 minutes and at 95 °C for 6 minutes, and cooled 
down naturally on an insulator. 
6. Expose UV light on SU-8 layer with 236 mJ/cm2 dose through mask no. 1 for substrate 
spacers. 
7. Post-exposure bake the sample the same conditions as in step 5. 
8. Develop the substrate spacer patterns in Nano SU-8 developer for 1.5 minutes, wash the 
sample in isopropanol, rinse in DI water and naturally dry in air. 
9. Clean the SU-8 molds by RIE in 100 % O2 plasma at 100 mTorr and 100 W RF power for 
6 minutes. 
10. Remove topmost Cr layer of the plating base in a solution of 20g : 20g : 100 ml of 
NaOH : K3Fe(CN)6 : H2O and electroplate copper to fill up the molds. 
11. Spin-coat a layer of 36 µm thick SJR5740 at 500 rpm for 30 seconds. 
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12. Soft-bake SJR5740 layer in an oven by ramping the temperature from 50 °C to 95 °C, bake 
at 95 °C for one hour and naturally cool the sample down on an insulator outside the oven. 
13. Expose UV light on SJR5740 layer with 498 mJ/cm2 dose through mask no. 2 for photoresist 
mesa. 
14. Develop the photoresist mesa patterns in MF354 developer for 32 minutes, rinse the sample 
in DI water, and dry naturally in air. 
15. Expose the sample to acetone vapor with acetone concentration 1.66 µl per 1 ml of air in a 
closed container on a hot plate at 50 °C for 1 minute. 
16. Reflow the photoresist mesa on a hot plate at 95 °C for 5 minutes. 
17. Hard-bake the photoresist mesa on a hot plate at 120 °C for 4 hours. 
18. Hard-bake the photoresist mesa on a hot plate at 150 °C for 15 minutes and naturally cool 
down the sample. 
19. Deposit 10 nm Cr / 300 nm Cu plating base on the photoresist mounds. 
20. Electroplate a 16 µm thick EAGLE2100 photoresist in an electroplating bath containing 
666 ml Eagle2100 and 333 ml DI water at room temperature with 300 rpm stirring by biasing 
the sample with 40 VDC (anode to electrode plate and cathode to the sample). 
21. Gently rinse the sample in DI water and naturally dry it in air. 
22. Dry EAGLE2100 layer in vacuum below 100 mTorr for 4 hours. 
23. Expose UV light on EAGLE2100 layer with 208 mJ/cm2 dose through mask no. 3 for spiral 
conductor. 
24. Without post-exposure baking, gently develop top conductor patterns in a 1:24 diluted 
solution of EAGLE2005 developer and DI water at 38 °C for 2 minutes 30 seconds, gently 
rinsed in DI water, and naturally dry in air. 
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25. Clean EAGLE2100 photoresist mold by reactive ion etching in oxygen for at least 20 minutes 
at 200 W RF power and 200 mTorr pressure. 
26. Clean copper plating base with 10% sulfuric acid and electroplate copper to fill up the molds. 
27. Remove Eagle2100 mold residue by RIE with 10% CF4 in O2 at 200 mTorr and 150 W RF 
power for three hours. 
28. Remove the old Cu plating base layer in a solution of 1:1:20 H2SO4:H2O2:H2O, and deposit 
the new one as in step 3. 
29. Spin-coat a layer of 85 µm thick SU-8 2075 at 3000 rpm rpm for 30 seconds, remove the 
edge bead manually. 
30. Soft-bake the wafer in an oven at 65 °C for 6 minutes and at 95 °C for 18 minutes, and 
cooled down naturally on an insulator. 
31. Expose UV light on SU-8 layer with 423 mJ/cm2 dose through mask no. 4 for long via. 
32. Post-exposure bake the wafer in an oven at 65 °C for 2 minutes and at 95 °C for 14 minutes, 
and cooled down naturally on an insulator. 
33. Develop the substrate spacer patterns in Nano SU-8 developer for 7 minutes, wash the 
sample in isopropanol, rinse in DI water and naturally dry in air. 
34. Clean the SU-8 molds by RIE in 100% O2 plasma at 100 mTorr and 100 W RF power for 6 
minutes. 
35. Remove topmost Cr layer of the plating base in a solution of 20g : 20g : 100 ml of 
NaOH : K3Fe(CN)6 : H2O and electroplate copper to fill up the molds. 
36. Deposit 500 nm Al layer, spin-on coat a 1.5 µm thick SU-8 2002 at 3000 rpm for 30 seconds. 
37. Soft-bake the wafer in an oven at 65 °C for 1 minute and at 95 °C for 2 minutes, and cooled 
down naturally on an insulator. 
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38. Expose UV light on SU-8 layer with 95 mJ/cm2 dose through mask no. 5 for short via. 
39. Post-exposure bake the wafer in an oven at 65 °C for 1 minute and at 95 °C for 2 minutes, 
and cooled down naturally on an insulator. 
40. Develop the substrate short via pattern in Nano SU-8 developer for 30 seconds, wash 
the sample in isopropanol, rinse in DI water and naturally dry in air. 
41. Clean the SU-8 window opening by RIE in 100% O2 plasma at 100 mTorr and 100 W 
RF power for 6 minutes and etch Al layer through SU-8 window opening. 
42. Form a short via hole by reactive ion etching through the patterned Al mask in 10% 
CF4 and 90% O2 with 365 W RF power until the hole reaches the center of spiral 
conductor. 
43. Remove topmost Cr layer of the plating base in a solution of 20g : 20g : 100 ml of 
NaOH : K3Fe(CN)6 : H2O and electroplate copper to fill up short via hole. 
44. Form the air bridge by repeating step 3-10 using mask no. 5. 
45. Remove all photoresist structures by RIE with 10% CF4 in O2 at 200 mTorr and 350 W 
RF power and remove all Cr layers of the plating base in a solution of 20g : 20g : 100 
ml of NaOH : K3Fe(CN)6 : H2O and all Cu layers in a solution of  1:1:20 H2SO4:H2O2:H2O. 
46. Perform high frequency measurements and modeling. 
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APPENDIX C 
MODELING MATLAB SOURCE CODES 
This appendix contains the Matlab source codes used in modeling of inductors by 
the modeling methods described in chapter 3. 
% ####################################################################### 
% # Matlab program indmodel.m reads S-parameter files in 
% # CITIFILE format generated by Agilent 8510C vector network analyzer. 
% # 
% # It performs the following functions: 
% # - Converts S-parameters files of inductor with pads (DUT) and of pads 
% #   only (PAD) on-wafer devices into Touchstone real-imaginary files 
% #   *.s1p or *.s2p. 
% # - Converts S-parameters of DUT and of PAD into Y-parameters, subtracts 
% #   Y-parameters of PAD out of that of DUT (parasitic de-embedding). 
% # - Converts de-embedded Y-parameters into de-embedded S-parameters and 
% #   save in in *.s1p or *.s2p. 
% # - For 2-port devices: the de-embedded Y-parameter data are used to 
% #   extract RLC values of its 2-port equivalent lump circuit pi-network 
% #   model and save the results to an output file *.mod. 
% # 








% Show fuchtions of this program to screen. 
s1=sprintf('############################################################'); 
s2=sprintf('# Matlab program indmodel.m reads 1-port or 2-port'); 
s3=sprintf('# S-parameter files in CITIFILE format generated by Agilent'); 
s4=sprintf('# 8510C vector network analyzer.\n#'); 
s5=sprintf('# It performs the following functions:'); 
s6=sprintf('# - Converts S-parameters files of inductor with pads (DUT)'); 
s7=sprintf('#   and of pads only (PAD) on-wafer devices into Touchstone'); 
s8=sprintf('#   real-imaginary files *.s1p or *.s2p.'); 
s9=sprintf('# - Converts S-parameters of DUT and of PAD to Y-parameters'); 
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s9=sprintf('#   , subtracts Y-parameters of PAD out of that of DUT'); 
s10=sprintf('#   (parasitic de-embedding).'); 
s11=sprintf('# - Converts de-embedded Y-parameters into de-embedded'); 
s12=sprintf('#   S-parameters and save in *.s1p or *.s2p.'); 
s13=sprintf('# - For 2-port devices: de-embedded Y-parameter data are'); 
s14=sprintf('#   used to extract RLC values of its 2-port equivalent'); 
s15=sprintf('#   lump circuit pi-network model and save the results to'); 
s16=sprintf('#   an output file *.mod.\n#'); 






% Get input filename from keyboard 
dutfileprefix = ... 
input('Enter the filename of DUT CITIFILE input (no extension): ','s'); 
padfileprefix = ... 
input('Enter the filename of PAD CITIFILE input (no extension): ','s'); 
dmbfileprefix = ... 
input('Enter the filename of output (no extension): ','s'); 
 
% Read input S-parameters in CITIFILE format and convert to Touchstone 
% real-imaginary format. This applies to both DUT and PAD. The results 
% are stored in dutmatrix and padmatrix. 
dutmatrix = citi2touchs(dutfileprefix); 
padmatrix = citi2touchs(padfileprefix); 
 
% Check if data obtained are valid. 
if (size(dutmatrix,2)>3) % check number of ports 
   portnum = 2; 
   else  
   portnum = 1; 
   if (size(dutmatrix)~=size(padmatrix))% Check if DUT and PAD are matched. 
   disp('Number of data points in the DUT and PAD are is not equal!'); 
   return; 
   end % if 
end; % if size 
 
% Set plot size of graphs. 
pc = input('Enter plot size of graphs (in % of full screen, default=50):'); 
if (isempty(pc)) % if return key was pressed so that pc = empty matrix 
    pc = 50; 
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end %if pc 
 
% Set plot size of Smith Charts 
pcs = input('Enter plot size of Smith charts (in % of full screen, default=30):'); 
if (isempty(pcs)) % if return key was pressed so that pcs = empty matrix 
    pcs = 30; 
end %if pcs 
  
% Determine frequency matrix and number of data points. 
f = dutmatrix(:,1); % All data in column 1 are f 
% vectorize frequency matrix and make frequency unit in Hz. 
fhz = f(:).*(1E+9);  
% Number of data points is number of elements of matrix f 
pointnum=size(f);  
 
% Perform de_embedding, save de-embedded S-parameters to files store 
% de-embedded S and Y parameters in matrix s and y. 
[dmbs,dmby] = de_embed(dutmatrix,padmatrix,dmbfileprefix); 
 
% Find coefficients of the equation that fit the curve of measured 
% S-parameters. 
     
% Read initial guess values, lowere limits and upper limits values 
% of model parameters from two-port configuration file twoportconfig.m. 
% Modify this file to your own values. 
cfg = fopen('twoportconfig.m','r'); % open two-port configuration file. 
  






% Read lower limit. 
s = fgetl(cfg); 
P = sscanf(s,'%s %f %f %f %f %f %f %f %f %f %f %f %s'); 
lb = [P(2) P(3) P(4) P(5) P(6) P(7) P(8) P(9) P(10) P(11) P(12)]; 
s = fgetl(cfg); 
P = sscanf(s,'%s %f %f %f %f %f %f %f %f %f %f %f %s'); 
guess = [P(2) P(3) P(4) P(5) P(6) P(7) P(8) P(9) P(10) P(11) P(12)]; 
s = fgetl(cfg); 
P = sscanf(s,'%s %f %f %f %f %f %f %f %f %f %f %f %s'); 




% Call curve fitting for two-port 
dp = sprintf('\nOptimizing two-port model parameters, please wait ...\n'); 
disp(dp); 
[ysmea,ysfit,y1mea,y1fit,y2mea,y2fit,smea,sfit,zinmea,zinfit,rsfit] = ... 
                          twoportfit(dmbs,guess,lb,ub,dmbfileprefix); 
 













% Plot de-embedded S-parameters in Smith chart. 
smithplot(portnum,dmbfilename,'n',pcs,3,'De-embedded S-parameters'); 
 
% Plot measured and modeled S-parameters in Smith chart. 







% # Matlab function citi2touchs.m reads a file in CITIFILE format generated 
% # by Agilent 8510C vector network analyzer, converts it into a Touchstone 
% # file in real-imaginary format, save the results in *.s1p or *.s2p file 
% # and return S-parameter matrix back to to calling program. 
% #  




function sparam = citi2touchs(fileprefix) 
 
filename = strcat(fileprefix,'.txt'); % Input file extension is .txt 
s=sprintf('\nReading CITIFILE S-parameters from file %s ...',filename); 
disp(s); 
citifile = fopen(filename,'r'); % open input citifile file. 
 
% Ignore first five lines 
ignore = fgetl(citifile);ignore = fgetl(citifile);ignore = fgetl(citifile); 
ignore = fgetl(citifile);ignore = fgetl(citifile); 
 
% Ignore next line 
ignore = fgetl(citifile); 
 
% Read next line 
s = fgetl(citifile); 
if (s=='DATA S[2,1] RI') 
    portnum=2; 
    filename = strcat(fileprefix,'.s2p'); 
    % Skip next three lines 
    ignore = fgetl(citifile);ignore = fgetl(citifile); 
    ignore = fgetl(citifile); 
    else 
    portnum=1; 
    filename = strcat(fileprefix,'.s1p'); 
end; % s== 
 
% Read next line 
s = fgetl(citifile); 
P = sscanf(s,'%s %f %f %f'); 
fstart = P(4)./1E+9; % f in GHz 
fstop = P(5)./1E+9; 
pointnum = P(6); 
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% Ignore next four lines 
ignore = fgetl(citifile);ignore = fgetl(citifile); 
ignore = fgetl(citifile);ignore = fgetl(citifile); 
 
fstep = (fstop-fstart) ./ (pointnum-1); 
f = fstart:fstep:fstop; 
 
% Read S11; 
for i=1:pointnum; 
    % Read real-imaginary data line by line. 
    s = fgetl(citifile); 
    P = sscanf(s,'%f,%f'); 
    re11(i) = P(1); 




% Open output file 
outfile = fopen(filename,'w'); % Open output TouchStone file. 
 
% Write output file header 
fprintf(outfile,'# GHz S RI R 50\n'); 
 
% If 1-port, write data to Touchstone file. 
if (portnum==1) 
    sparam = [f' re11' im11']; 
    s=sprintf('Writing Touchstone S-parameters to file %s...',filename); 
    disp(s); 
    fprintf(outfile,'%f %f %f\n',sparam'); 
end; % end portnum==1 
 
% If 2-port, read S21 S12 S22 
if (portnum==2) 
 
    % Ignore next two lines 
    ignore = fgetl(citifile);ignore = fgetl(citifile); 
     
    % Read S21; 
    for i=1:pointnum; 
        % Read real-imaginary data line by line. 
        s = fgetl(citifile); 
        P = sscanf(s,'%f,%f'); 
        re21(i) = P(1); 
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        im21(i) = P(2); 
    end; % for i 
 
      % Ignore next two lines 
    ignore = fgetl(citifile);ignore = fgetl(citifile); 
     
    % Read S12; 
    for i=1:pointnum; 
        % Read real-imaginary data line by line. 
        s = fgetl(citifile); 
        P = sscanf(s,'%f,%f'); 
        re12(i) = P(1); 
        im12(i) = P(2); 
    end; % for i 
     
    % Ignore next two lines 
    ignore = fgetl(citifile);ignore = fgetl(citifile); 
     
    % Read S22; 
    for i=1:pointnum; 
        % Read real-imaginary data line by line. 
        s = fgetl(citifile); 
        P = sscanf(s,'%f,%f'); 
        re22(i) = P(1); 
        im22(i) = P(2); 
    end; % for i 
     
    sparam = [f' re11' im11' re21' im21' re12' im12' re22' im22']; 
 
    % Print data to Touchstone file. 
    s=sprintf('Writing TouchStone S-parameters to file %s ...',filename); 
    disp(s); 
    fprintf(outfile,'%f %f %f %f %f %f %f %f %f\n',sparam'); 
     
end; % if portnum==2 
 









% # Matlab function de-embed.m converts S-paramters of DUT and PAD to 
% # Y-parameters. Subtract Y of PAD from Y of DUT and store de-embedded 
% # Y-parameters in dmby. De-embedded Y-parameters are converted back to 
% # S-parameters. De-embedded S-parameters are stored in dmbs and saved to 




function [dmbs,dmby] = de_embed(dut,pad,dmbfileprefix) 
 
% Determine frequency matrix and number of data points. 
f = dut(:,1); % All data in column 1 are f 
% Number of data points is number of elements of matrix f 
pointnum=size(f);  
 
% Determin number of ports 
if (size(dut,2)>3) % check number of ports 
   portnum = 2; 
   else  
   portnum = 1; 
end; 
 
% Define S11 
duts11 = dut(:,2) + sqrt(-1).*dut(:,3); 
pads11 = pad(:,2) + sqrt(-1).*pad(:,3); 
 
if (portnum==1) 
     
    % Convert S to Y and find Yin1P 
    % Yin = [1/Z0]*[(1-S11)/(1+S11)] 
    yindut = ((1-duts11)./(1+duts11))./50; % Z0 = 50 Ohm. 
    yinpad = ((1-pads11)./(1+pads11))./50; % Z0 = 50 Ohm. 
    yin1p = yindut - yinpad; 
     
    % Convert Yin1P back to S11 
    % S11 = (1-Y*Z0)/(1+Y*Z0) 
    yin1p = yin1p.*50; 
    s111p = (1-yin1p)./(1+yin1p); % Z0 = 50 Ohm. 
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    % Write de-embedded S-parameter to output file. 
    filename = strcat(dmbfileprefix,'.s1p'); 
    outfile = fopen(filename,'w'); 
    s = ... 
    sprintf('Writing de-embedded one-port S-parameter to %s ...',filename); 
    disp(s); 
    fprintf(outfile,'# GHz S RI R 50\n'); 
    dmbsin = [f real(s111p) imag(s111p)]; 
    fprintf(outfile,'%f %f %f\n',dmbsin'); 
    fclose(outfile); 
 
    % Write de-embedded S-parameter to output file to be used by HSPICE. 
    filename = strcat(dmbfileprefix,'hspice.s1p'); 
    o = fopen(filename,'w'); 
    s = ... 
    sprintf('Writing de-embedded two-port S-parameter to %s ...',filename); 
    disp(s); 
    fprintf(o,'# Hz S MA R 50\n'); 
    mgs11 = abs(s111p); 
    angs11 = 180.*angle(s111p)./pi;     
  
    dmbs = [f.*1E+9 mgs11 angs11]; 
    fprintf(o,'%6.4e %6.4e %6.4e\n',dmbs'); 
    fclose(o); 
  
    % Creat de-embedded S and Y parameter matrices 
    dmbs = [s111p]; 
    dmby = [yin1p]; 
     




 % Define S21, S12, S22. 
 duts21 = dut(:,4) + sqrt(-1).*dut(:,5); 
 duts12 = dut(:,6) + sqrt(-1).*dut(:,7); 
 duts22 = dut(:,8) + sqrt(-1).*dut(:,9); 
  
 pads21 = pad(:,4) + sqrt(-1).*pad(:,5); 
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 pads12 = pad(:,6) + sqrt(-1).*pad(:,7); 
 pads22 = pad(:,8) + sqrt(-1).*pad(:,9); 
 
 % Convert S of dut to Y 
 delta = ((1+duts11).*(1+duts22))-(duts12.*duts21); 
  
 duty11 = ((((1-duts11).*(1+duts22)) + (duts12.*duts21))./delta)./50; % Z0 = 50.   
 duty21 = ((-2.*duts21)./delta)./50; % Z0 = 50.    
 duty12 = ((-2.*duts12)./delta)./50; % Z0 = 50. 
 duty22 = ((((1+duts11).*(1-duts22)) + (duts12.*duts21))./delta)./50; % Z0 = 50. 
  
 % Convert S of pad to Y 
 delta = ((1+pads11).*(1+pads22))-(pads12.*pads21); 
  
 pady11 = ((((1-pads11).*(1+pads22)) + (pads12.*pads21))./delta)./50; % Z0 = 50.   
 pady21 = ((-2.*pads21)./delta)./50; % Z0 = 50.    
 pady12 = ((-2.*pads12)./delta)./50; % Z0 = 50. 
 pady22 = ((((1+pads11).*(1-pads22)) + (pads12.*pads21))./delta)./50; % Z0 = 50. 
 
  
 % De-embedding. 
 dmby11 = duty11 - pady11; 
 dmby21 = duty21 - pady21; 
 dmby12 = duty12 - pady12; 
 dmby22 = duty22 - pady22; 
   
 % Convert Y back to S. 
 y11 = dmby11 .* 50; % Normalize Y 
 y21 = dmby21 .* 50; 
 y12 = dmby12 .* 50; 
 y22 = dmby22 .* 50; 
 
 delta = ((1+y11).*(1+y22)) - (y12.*y21);  
 
 s11 = (((1-y11).*(1+y22)) + (y12.*y21))./delta; 
 s21 = (-2.*y21)./delta; 
 s12 = (-2.*y12)./delta; 
 s22 = (((1+y11).*(1-y22)) + (y12.*y21))./delta; 
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 % Write de-embedded S-parameter to output file. 
 filename = strcat(dmbfileprefix,'.s2p'); 
 outfile = fopen(filename,'w'); 
 s = ... 
 sprintf('Writing de-embedded two-port S-parameter to %s ...',filename); 
 disp(s); 
 fprintf(outfile,'# GHz S RI R 50\n'); 
 dmbs2p = [f real(s11) imag(s11) real(s21) imag(s21) ... 
           real(s12) imag(s12) real(s22) imag(s22)]; 
 fprintf(outfile,'%f %f %f %f %f %f %f %f %f\n',dmbs2p'); 
 fclose(outfile); 
  
  % Write de-embedded S-parameter to output file to be used by HSPICE. 
 filename = strcat(dmbfileprefix,'hspice.s2p'); 
 o = fopen(filename,'w'); 
 s = ... 
 sprintf('Writing de-embedded two-port S-parameter to %s ...',filename); 
 disp(s); 
 fprintf(o,'# Hz S MA R 50\n'); 
 mgs11 = abs(s11); 
 mgs21 = abs(s21); 
 mgs12 = abs(s12); 
 mgs22 = abs(s22); 
 angs11 = 180.*angle(s11)./pi;     
 angs21 = 180.*angle(s21)./pi;  
 angs12 = 180.*angle(s12)./pi;  
 angs22 = 180.*angle(s22)./pi;  
  
 dmbs = [f.*1E+9 mgs11 angs11 mgs21 angs21 mgs12 angs12 mgs22 angs22]; 
 fprintf(o,'%6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e\n',dmbs'); 
 fclose(o); 
    
 % Creat de-embedded S and Y parameter matrices 
 dmbs = [s11 s21 s12 s22]; 
 dmby = [y11 y21 y12 y22]; 
  






% # Matlab function smithplot.m reads a space de-limited S-parameters 
% # from a real-imaginary Touchstone format file *.s1p or *.s1p and 
% # plot S-parameters on a Smith chart. 
% # -Input: One or two ports S-parameter (*.s1p or *.s2p) in 
% #         real-imaginary Touchstone format 
% # -Output: Smith chart on the Matlab screen. 
% # 
% # Synopsis:  
% # smithplot(portnum,file1,file2,chartsize,fignum,figname)  
% # where chartsize is 0-100. 
% # ex:  smithplot(2,'dummy.s2p','no',50,1,'S-parameters') is to plot 
% # Smith chart from file dummy.s2p with no second input file, chart size 
% # 50% of full screen, figure number 1 and figure name "S-parameters". 
% # 




function out = smithplot(portnum,file1,file2,scsize,fignum,figname) 
 
if (nargin ~= 6) 
s1=sprintf('\nSynopsis:\n'); 
s2=sprintf('smithplot(portnum,file1,file2,chartsize,fignum,figname)'); 
s3=sprintf('where chartsize is 0-100. For example:'); 
s4=sprintf('smithplot(2,''dummy.s2p'',''no'',50,1,''S-parameters'')'); 
s5=sprintf('is to plot Smith chart from file dummy.s2p with chart size'); 
s6=sprintf('50%% of full screen, with figure number 1 and with figure'); 
s7=sprintf('name "S-parameters"'); 
disp(s1);disp(s2);disp(s3);disp(s4);disp(s5);disp(s6);disp(s7); 
out = 0; 
    return; 
end; % if narg 
 
no = 'n'; 
 
pc = scsize; % Passing screen size to pc and check for valid chart size 
if (pc<0 | pc >100) 
s=sprintf('Invalid chart size!'); 
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out = 0; 
return; 
end; % if pc 
 
% Read f S RI from input file 
sri1 = fopen(file1,'r'); % Open input file  
firstline = fgetl(sri1); % Ignore the first line 
 
if (portnum==1) 
% Read 3 columns and any rows to matrix 
A = fscanf(sri1,'%g %g %g\n',[3,inf]);  
else 
% Read 9 columns and any rows to matrix A 
A = fscanf(sri1,'%g %g %g %g %g %g %g %g %g\n',[9,inf]);  
end % if portnum==1 
 
fclose(sri1); 
A = A'; % Do transpose of A to put data in matrix row, column format 
 
% Assign each column of matrix A to frequency and S-parameters 
f = A(:,1); % Frequency 
pointnum=size(f); 
 
res11 = A(:,2); % Real of S11 
ims11 = A(:,3); % Imaginary of S11 
if (portnum==2) 
res21 = A(:,4); % Real of S21 
ims21 = A(:,5); % Imaginary of S21 
res12 = A(:,6); % Real of S12 
ims12 = A(:,7); % Imaginary of S12 
res22 = A(:,8); % Real of S22 
ims22 = A(:,9); % Imaginary of S22 
end % if portnum==2 
 
% Vectorize matrices 
res11 = res11(:); 
ims11 = ims11(:); 
 
% Set chart size 
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scrsz = get(0,'ScreenSize'); 
figure(fignum); 
set(fignum,'name',figname,'Position', ... 
[10 10 scrsz(3).*pc./100 scrsz(4).*pc./100],'color',[1 1 1]); 
 
% Define X and R circles 
X=[0.2 0.5 1 2 5]; % Major scale grid 
R=[0.2 0.5 1 2 5]; % Major scale grid 
 
% To plot smooth cirlces with 101 points 
theta=2*pi*(0:0.01:1); 
 
% Draw a circle 
patch(cos(theta),sin(theta),'-','edgecolor',[1 0.5 0],'facecolor','w'); 
hold on; 
plot([-1 1],[0 0],'-','color',[1 0.5 0]); 
 
% Plot major scale grids 
for rr=R  
xc=rr./(1+rr); % x position of the center 
rd=1./(1+rr);  % radius of the circle    
% plot circles 
plot(xc+rd*cos(theta),rd*sin(theta),'-','color',[1 0.5 0]);  
end; % for rr 
 
for xx=X 
xc=1;    % x position of the center 
yc=1./xx; % y position of the center 
rd=1./xx; % radius of the circle 
theta_xx= 2*atan(xx)*(0:0.01:1); 
plot(xc-rd*sin(theta_xx),yc-rd*cos(theta_xx),'-','color',[1 0.5 0]); 
plot(xc-rd*sin(theta_xx),-yc+rd*cos(theta_xx),'-','color',[1 0.5 0]); 
end; % for xx 
 
% Annotate smith chart 
for rr=R 
xc=rr./(1+rr); % x position of the center 















end; % for xx 
text(-1.1,0,'0','horizontalalignment','center','VerticalAlignment', ... 
     'middle','color','k','fontsize',10); 
text(1.1,0,'\infty','horizontalalignment','center', ... 
     'VerticalAlignment','middle','color','k','fontsize',16); 
axis image; 
axis off; 
text(0.99,-1.1,'Zo = 50 \Omega','horizontalalignment','center', ... 






    % Read f S RI from input file 
    sri2 = fopen(file2,'r'); % Open input file  
    firstline = fgetl(sri2); % Ignore the first line 
 
    % Read 3 columns and any rows to matrix 
    A = fscanf(sri2,'%g %g %g\n',[3,inf]);  
    fclose(sri2); 
    A = A'; % Do transpose of A to put data in matrix row, column format 
 
    % Assign each column of matrix A to frequency and S-parameters 
    f = A(:,1); % Frequency 
    pointnum=size(f); 
 
    res11fit = A(:,2); % Real of S11 
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    ims11fit = A(:,3); % Imaginary of S11 
 
    % Vectorize matrices 
    res11fit = res11fit(:); 
    ims11fit = ims11fit(:); 
     
    % Plot S11 of input file1 
    hold on; 
    j=1; 
    for i=1:3:pointnum 
    x(j)=res11(i); 
    y(j)=ims11(i); 
    j = j+1; 
    end; % for i 
 
    h=plot(x,y,res11fit,ims11fit); 
    legend(h,'Measured S11','Modeled S11'); 
    set(h,{'LineStyle'},{'o';'-'},'LineWidth',2 ... 
         ,{'Color'},{'r';'b'},'MarkerSize',5); 
    legend('boxoff'); 
    hold off; 
else 
    % Plot S11 of input file1 
    hold on; 
    j=1; 
    for i=1:3:pointnum 
    x(j)=res11(i); 
    y(j)=ims11(i); 
    j = j+1; 
    end; % for i 
    h=plot(x,y,'ob','markersize',4); 
    legend(h,'Measured S11'); 
    legend('boxoff'); 
    hold off; 
 
end % if file2 
 







 % Read f S RI from input file 
 sri2 = fopen(file2,'r'); % Open input file  
 firstline = fgetl(sri2); % Ignore the first line 
 
 % Read 9 columns and any rows to matrix A 




 A = A'; % Perform transpose of A to put data in matrix row, column format 
 
 % Assign each column of matrix A to frequency and S-parameters 
 f = A(:,1); % Frequency 
 pointnum=size(f); 
 
 res11fit = A(:,2); % Real of S11 
 ims11fit = A(:,3); % Imaginary of S11 
 res21fit = A(:,4); % Real of S21 
 ims21fit = A(:,5); % Imaginary of S21 
 res12fit = A(:,6); % Real of S12 
 ims12fit = A(:,7); % Imaginary of S12 
 res22fit = A(:,8); % Real of S22 
 ims22fit = A(:,9); % Imaginary of S22 
 
 j=1; 









 j = j+1; 
 end % for i 
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 % Plot Modeled S11 S22 S21 S12 
 hold on; 
 h=plot(x11,y11,x21,y21,x12,y12,x22,y22,res11fit,ims11fit, ... 
      res21fit,ims21fit,res12fit,ims12fit,res22fit,ims22fit); 
 legend(h,'Measured S11','Measured S21','Measured S12','Measured S22', ... 
         'Modeled S11','Modeled S21','Modeled S12','Modeled S22'); 
 legend('boxoff'); 
 set(h,{'LineStyle'},{'o';'s';'^';'>';'h';'v';'x';'<'},'LineWidth', ... 
        2,{'Color'},{'r';'b';'g';'k';'r';'b';'g';'k'},'MarkerSize',5); 
  hold off; 
else 
    % Plot Measured S11 S21 S12 S22 
    j=1; 
    for i=1:3:pointnum 
    x11(j)=res11(i); 
    y11(j)=ims11(i); 
    x21(j)=res21(i); 
    y21(j)=ims21(i); 
    x12(j)=res12(i); 
    y12(j)=ims12(i); 
    x22(j)=res22(i); 
    y22(j)=ims22(i); 
    j = j+1; 
    end % for i 
    hold on; 
    h=plot(x11,y11,'ob',x21,y21,'*k',x12,y12,'dm',x22,y22,'sr'); 
    legend(h,'Measured S11','Measured S21','Measured S12','Measured S22'); 
    legend('boxoff'); 
    hold off; 
 
end % if file2 
 
end; % end if portnum==2 
 





% # Matlab function twoportfit.m perform curve fitting to the magnitude 
% # and angle of one-port S-parameter to extract one-port lump RLC 
% # parameters of equivalent circuit of the inductor. The results are 
% # saved to output file *.mod. The magnitude and angle of measured and 
% # fitted S-parameter and impedance are passed out to the calling 
% # program in order to plot data for comparisons. 




function [ys,ysfit,yp1,y1fit,yp2,y2fit,smea,sfit,zinmea,zinfit,rsfit]= ... 
                                 twoportfit(s,guess,lb,ub,dmbfileprefix) 
global fhz; 
 
% Obtain S and Y from input matrices 
s11mea = s(:,1); 
s21mea = s(:,2); 
s12mea = s(:,3); 
s22mea = s(:,4); 
smea = [s11mea s21mea s12mea s22mea]; 
 
% Convert S to ABCD 
Amea = (((1+s11mea).*(1-s22mea))+(s12mea.*s21mea))./(2.*s21mea); 
Bmea = 50.*((((1+s11mea).*(1+s22mea))-(s12mea.*s21mea))./(2.*s21mea)); 
Cmea = ((((1+s11mea).*(1+s22mea))-(s12mea.*s21mea))./(2.*s21mea))./50; 
Dmea = (((1-s11mea).*(1+s22mea))+(s12mea.*s21mea))./(2.*s21mea); 
 
filename = strcat(dmbfileprefix,'.abcd'); 
mdout = fopen(filename,'w'); 
s = sprintf('Writing ABCD matrix %s ...',filename); 
disp(s); 
fprintf(mdout,'# Hz reA imA reB imB reC imC reD imD\n'); 
md = [fhz real(Amea) imag(Amea) real(Bmea) imag(Bmea) ... 
          real(Cmea) imag(Cmea) real(Dmea) imag(Dmea)]; 
fprintf(mdout,'%6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e %6.4e\n',md'); 
fclose(mdout); 
 
% Find propagation constant Gamma and characteristic impedance Z0 
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tmp = (Amea+Dmea)./2; 
gammal = acosh(tmp); 
z0 = Bmea./sinh(gammal); 
zp = (2.*z0)./gammal; 
yp=1./zp; 
zs = gammal.*z0; 
ys = 1./zs; 
y = yp+ys; 
z = 1./y; 
q = imag(z)./real(z); 
zinmea = [z z]; 
yp1 = yp; 
yp2 = yp; 
 
rs = real(zs); 
ls = imag(zs)./(2.*pi.*fhz); 
rp = 1./real(yp); 
cp = imag(yp)./(2.*pi.*fhz); 
 
filename = strcat(dmbfileprefix,'.pip'); 
mdout = fopen(filename,'w'); 
s = sprintf('Writing pip to %s ...',filename); 
disp(s); 
fprintf(mdout,'Simple parallel Rp|Cp model\n'); 
fprintf(mdout,'# GHz Mag(Zin) Mag(Zs) Re(Zs) Im(Zs) Re(Yp) Im(Yp) Rs Ls Rp Cp 
Q\n'); 
md = [fhz./1E+9 abs(z) abs(zs) real(zs) imag(zs) real(yp) imag(yp) rs ls rp cp q]; 




reysmea = real(ys); 
reypmea = real(yp); 
imysmea = imag(ys); 
imypmea = imag(yp); 
 
% Calculate simple frequency dependent model with series Rp|Cp 
rs = real(zs); 
ls = imag(zs)./(2.*pi.*fhz); 
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rp = real(zp); 
cp = -1./(2.*pi.*fhz.*imag(zp)); 
 
filename = strcat(dmbfileprefix,'.pis'); 
mdout = fopen(filename,'w'); 
s = sprintf('Writing pis to %s ...',filename); 
disp(s); 
fprintf(mdout,'Simple serial Rp|Cp model\n'); 
fprintf(mdout,'# GHz Mag(Zin) Mag(Zs) Re(Zs) Im(Zs) Re(Zp) Im(Zp) Rs Ls Rp Cp Q\n'); 
md = [fhz./1E+9 abs(z) abs(zs) real(zs) imag(zs) real(zp) imag(zp) rs ls rp cp q]; 





% Interpolate frequency into equi-spacing data in log-scale 
% Thanks B-G Kim for this idea. 
fmea = log10(fhz); 
fmeamin = min(fmea); 
fmeamax = max(fmea); 
fnew = fmeamin:0.01:fmeamax; 
reys = interp1(fmea,reysmea,fnew); 
imys = interp1(fmea,imysmea,fnew); 
rey1 = interp1(fmea,reypmea,fnew); 
imy1 = interp1(fmea,imypmea,fnew); 
rey2 = interp1(fmea,reypmea,fnew); 
imy2 = interp1(fmea,imypmea,fnew); 
 
gs = guess; 
 
%options=optimset('MaxFunEvals',10e9,'MaxIter',10e9,'TolFun',1e-10); 
options = optimset('LargeScale','on'); 
 
lbs = [lb(7) lb(8) lb(9) lb(10) lb(11)]; 
ysguess = [gs(7) gs(8) gs(9) gs(10) gs(11)]; 
ubs = [ub(7) ub(8) ub(9) ub(10) ub(11)]; 
 
for i = 1:20; 
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func=@ysrefunc; % Imaginary function to be fit is ysrefunc.m 
% Call lsqcurvefit for real part fitting; 
[refit,reresnorm,reresidual,reexitflag,reoutput] = ... 
                           lsqcurvefit(func,ysguess,fnew,reys,lbs,ubs,options); 
                        
func=@ysimfunc; % Imaginary function to be fit is ysimfunc.m 
% Call lsqcurvefit for imaginary part fitting; 
[ysguess,imresnorm,imresidual,imexitflag,imoutput] = ... 
                           lsqcurvefit(func,refit,fnew,imys,lbs,ubs,options);                           
end % for i 
                        
% fit=[R0,lambda,beta,Cf,Leff] 
s1=sprintf('\n##### Initial Ys real guess #####\n'); 
s2=sprintf('Lower limit [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',lbs); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',ysguess); 
s4=sprintf('Upper limit [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',ubs); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
s1 = sprintf('\n############################\n'); 
s2 = sprintf('Ys real optimization output:'); 
s3 = sprintf('\n############################\n'); 
s4 = sprintf('Resnorm = %f\n',reresnorm); 
s5 = sprintf('Exitflag = %f\n',reexitflag); 




s1=sprintf('\n##### Initial Ys imaginary guess #####\n'); 
s2=sprintf('Lower limit [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',lbs); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',refit); 
s4=sprintf('Upper limit [%6.3f %6.3f %6.3f %6.3f %6.3f]\n',ubs); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
s1 = sprintf('\n#################################\n'); 
s2 = sprintf('Ys imaginary optimization output:'); 
s3 = sprintf('\n#################################\n'); 
s4 = sprintf('Resnorm = %f\n',imresnorm); 
s5 = sprintf('Exitflag = %f\n',imexitflag); 





c = ysguess; 
 
lbp = [lb(1) lb(2) lb(3)]; 
ypguess = [gs(1) gs(2) gs(3)]; 
ubp = [ub(1) ub(2) ub(3)]; 
 
for i = 1:20; 
     
func=@yprefunc; % Imaginary function to be fit is yprefunc.m 
% Call lsqcurvefit for real part fitting; 
[refit,reresnorm,reresidual,reexitflag,reoutput] = ... 
                           lsqcurvefit(func,ypguess,fnew,rey1,lbp,ubp,options);  
 
func=@ypimfunc; % Imaginary function to be fit is ypimfunc.m 
% Call lsqcurvefit for imaginary part fitting; 
[ypguess,imresnorm,imresidual,imexitflag,imoutput] = ... 
                           lsqcurvefit(func,refit,fnew,imy1,lbp,ubp,options); 
 
end % for i                        
 
% fit=[Cis1,Csub1,Rsub1] 
s1=sprintf('\n##### Initial Y1 real guess #####\n'); 
s2=sprintf('Lower limit [%6.3f %6.3f %6.3f]\n',lbp); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f]\n',ypguess); 
s4=sprintf('Upper limit [%6.3f %6.3f %6.3f]\n',ubp); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
s1 = sprintf('\n############################\n'); 
s2 = sprintf('Y1 real optimization output:'); 
s3 = sprintf('\n############################\n'); 
s4 = sprintf('Resnorm = %f\n',reresnorm); 
s5 = sprintf('Exitflag = %f\n',reexitflag); 
s6 = sprintf('Output = '); 
disp(s1);disp(s2);disp(s3);disp(s4);disp(s5);disp(s6);disp(reoutput); 
                           
% fit=[Cis1,Csub1,Rsub1] 
s1=sprintf('\n##### Initial Y1 imaginary guess #####\n'); 
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s2=sprintf('Lower limit [%6.3f %6.3f %6.3f]\n',lbp); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f]\n',refit); 
s4=sprintf('Upper limit [%6.3f %6.3f %6.3f]\n',ubp); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
s1 = sprintf('\n#################################\n'); 
s2 = sprintf('Y1 imaginary optimization output:'); 
s3 = sprintf('\n#################################\n'); 
s4 = sprintf('Resnorm = %f\n',imresnorm); 
s5 = sprintf('Exitflag = %f\n',imexitflag); 
s6 = sprintf('Output = '); 
disp(s1);disp(s2);disp(s3);disp(s4);disp(s5);disp(s6);disp(imoutput); 
 
a = ypguess; 
 
lbp = [lb(4) lb(5) lb(6)]; 
ypguess = [gs(4) gs(5) gs(6)]; 
ubp = [ub(4) ub(5) ub(6)]; 
 
for i = 1:20; 
     
func=@yprefunc; % Imaginary function to be fit is yprefunc.m 
% Call lsqcurvefit for real part fitting; 
[refit,reresnorm,reresidual,reexitflag,reoutput] = ... 
                           lsqcurvefit(func,ypguess,fnew,rey2,lbp,ubp,options);  
 
func=@ypimfunc; % Imaginary function to be fit is ypimfunc.m 
% Call lsqcurvefit for imaginary part fitting; 
[ypguess,imresnorm,imresidual,imexitflag,imoutput] = ... 
                           lsqcurvefit(func,refit,fnew,imy2,lbp,ubp,options); 
end % for i 
 
                        
% fit=[Cis2,Csub2,Rsub2] 
s1=sprintf('\n##### Initial Y2 real guess #####\n'); 
s2=sprintf('Lower limit [%6.3f %6.3f %6.3f]\n',lbp); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f]\n',ypguess); 




s1 = sprintf('\n############################\n'); 
s2 = sprintf('Y2 real optimization output:'); 
s3 = sprintf('\n############################\n'); 
s4 = sprintf('Resnorm = %f\n',reresnorm); 
s5 = sprintf('Exitflag = %f\n',reexitflag); 




s1=sprintf('\n##### Initial Y2 imaginary guess #####\n'); 
s2=sprintf('Lower limit [%6.3f %6.3f %6.3f]\n',lbp); 
s3=sprintf('Guess [%6.3f %6.3f %6.3f]\n',refit); 
s4=sprintf('Upper limit [%6.3f %6.3f %6.3f]\n',ubp); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
s1 = sprintf('\n#################################\n'); 
s2 = sprintf('Y2 imaginary optimization output:'); 
s3 = sprintf('\n#################################\n'); 
s4 = sprintf('Resnorm = %f\n',imresnorm); 
s5 = sprintf('Exitflag = %f\n',imexitflag); 
s6 = sprintf('Output = '); 
disp(s1);disp(s2);disp(s3);disp(s4);disp(s5);disp(s6);disp(imoutput); 
 
b = ypguess; 
 
fit = [a(1) a(2) a(3) b(1) b(2) b(3) c(1) c(2) c(3) c(4) c(5)]; 
 
% Reconstruct the equation buy plugging in the fitted parameters. 
[ysfit,y1fit,y2fit,sfit,zinfit,rsfit] = compute2port(fit); 
 
% Write modeled S-parameters to file. 
s11fit = sfit(:,1); 
s21fit = sfit(:,2); 
s12fit = sfit(:,3); 
s22fit = sfit(:,4); 
filename = strcat(dmbfileprefix,'fit.s2p'); 
out = fopen(filename,'w'); 
s = ... 




fprintf(out,'# GHz S RI R 50\n'); 
dmbs2p = [fhz./1E+9 real(s11fit) imag(s11fit) real(s21fit) imag(s21fit) ... 
          real(s12fit) imag(s12fit) real(s22fit) imag(s22fit)]; 
fprintf(out,'%f %f %f %f %f %f %f %f %f\n',dmbs2p'); 
fclose(out); 
  
fit = exp(fit.*log(10)); 
 
% fit=[Cis1,Csub1,Rsub1,Cis2,Csub2,Rsub2,R0,Lambda,Beta,Cf,Ls] 
s1=sprintf('\n##### Initial guess #####\n'); 
s2=sprintf(... 
'LB[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f]\n',lb); 
s3=sprintf(... 
'Guess[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f]\n',gs); 
s4=sprintf(... 
'UB[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f]\n',ub); 
disp(s1);disp(s2);disp(s3);disp(s4); 
 
% Display fitted model parameters 
s1 = sprintf('\n##### Two-port inductor model #####\n'); 
s2 = sprintf('Cis1 = %6.4e\n',fit(1)); 
s3 = sprintf('Csub1 = %6.4e\n',fit(2)); 
s4 = sprintf('Rsub1 = %6.4e\n',fit(3)); 
s5 = sprintf('Cis2 = %6.4e\n',fit(4)); 
s6 = sprintf('Csub2 = %6.4e\n',fit(5)); 
s7 = sprintf('Rsub2 = %6.4e\n',fit(6)); 
s8 = sprintf('R0 = %6.4e\n',fit(7)); 
s9 = sprintf('Lambda = %6.4e\n',fit(8)); 
s10 = sprintf('Beta = %6.4e\n',fit(9)); 
s11 = sprintf('Cf = %6.4e\n',fit(10)); 
s12 = sprintf('Ls = %6.4e\n',fit(11)); 
s13 = sprintf('Rs = R0[1+Lambda*(f^Beta)] = %f[1+%f*(f^%f)]\n', ... 




% Write data to output file *.mod 
filename = strcat(dmbfileprefix,'.mod'); 
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o = fopen(filename,'w'); 
% fit=[Cp,Csub,Rsub,R0,lambda,beta,Cf,Leff] 
fprintf(o,'\n##### Initial guess #####\n'); 
fprintf(o,'LB[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f 
%6.3f]\n',lb); 
fprintf(o,'Guess[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f 
%6.3f]\n',gs); 
fprintf(o,'UB[%6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f %6.3f 
%6.3f]\n',ub); 
fprintf(o,'\n##### Two-port inductor model #####\n'); 
fprintf(o,'Cis1 = %6.4e\n',fit(1)); 
fprintf(o,'Csub1 = %6.4e\n',fit(2)); 
fprintf(o,'Rsub1 = %6.4e\n',fit(3)); 
fprintf(o,'Cis2 = %6.4e\n',fit(4)); 
fprintf(o,'Csub2 = %6.4e\n',fit(5)); 
fprintf(o,'Rsub2 = %6.4e\n',fit(6)); 
fprintf(o,'R0 = %6.4e\n',fit(7)); 
fprintf(o,'Lambda = %6.4e\n',fit(8)); 
fprintf(o,'Beta = %6.4e\n',fit(9)); 
fprintf(o,'Cf = %6.4e\n',fit(10)); 
fprintf(o,'Ls = %6.4e\n',fit(11)); 
fprintf(o,'Rs = R0[1+Lambda*(f^Beta)] = %f[1+%f*(f^%f)]\n', ... 








% # Function ysrefunc(guess,f,reys) define the function 
% # to be curve fitted to extract RLC parameters of 
% # two-port S-parameter of a two-port on-chip inductor. 




function reysfit = ysrefunc(guess,f,reys) 
 
% Pass parameters to r0,lambda,cf and ls. 
% ln(param) = ln(10^guess) = guess*ln(10); param = exp(guess*ln(10). 
param = exp(guess.*log(10)); 
r0 = param(1); 
lambda = param(2); 
beta = param(3); 
cf = param(4); 
ls = param(5); 
 
% Calculate complex Ys. 
% R(f)=R0[1+lambda*(f^beta)] 
fhz = exp(f.*log(10)); 
rs = r0.*(1+(lambda.*(fhz.^beta))); 
 
omega = 2.*pi.*fhz; 
 
% Calculate Re(Ys). 







% # Function ysimfunc(guess,f,imys) define the function 
% # to be curve fitted to extract RLC parameters of 
% # two-port S-parameter of a two-port on-chip inductor. 




function imysfit = ysimfunc(guess,f,imys) 
 
% Pass parameters to r0,lambda,cf and ls. 
% ln(param) = ln(10^guess) = guess*ln(10); param = exp(guess*ln(10). 
param = exp(guess.*log(10)); 
r0 = param(1); 
lambda = param(2); 
beta = param(3); 
cf = param(4); 
ls = param(5); 
 
% Calculate complex Ys. 
% R(f)=R0[1+lambda*(f^beta)] 
fhz = exp(f.*log(10)); 
rs = r0.*(1+(lambda.*(fhz.^beta))); 
 
omega = 2.*pi.*fhz; 
 
% Calculate Im(Ys). 







% # Function yprefunc(guess,f,reyp) define the function 
% # to be curve fitted to extract RLC parameters of 
% # two-port S-parameter of a two-port on-chip inductor. 




function reypfit = yprefunc(guess,f,reyp) 
 
% Pass initial parameters to cp,csub and rsub. 
% ln(param) = ln(10^guess) = guess*ln(10); param = exp(guess*ln(10). 
param = exp(guess.*log(10)); 
cis = param(1); 
csub = param(2); 
rsub = param(3); 
 
fhz = exp(f.*log(10)); 
omega = 2.*pi.*fhz; 
 
% Calculate Re(Yp). 







% # Function ypimfunc(guess,f,imyp) define the function 
% # to be curve fitted to extract RLC parameters of 
% # two-port S-parameter of a two-port on-chip inductor. 




function imypfit = yprefunc(guess,f,imyp) 
 
% Pass initial parameters to cp,csub and rsub. 
% ln(param) = ln(10^guess) = guess*ln(10); param = exp(guess*ln(10). 
param = exp(guess.*log(10)); 
cis = param(1); 
csub = param(2); 
rsub = param(3); 
 
fhz = exp(f.*log(10)); 
omega = 2.*pi.*fhz; 
 
% Calculate Im(Yp). 







% # Matlab function compute2port(fit) calculate magnitude and 
% # angle of calculated two-port S-parameter from the  
% # fitted coefficients parameters. 








% Pass parameters to cp1,csub1,rsub1,cp2,csub2,rsub2,r0,lambda,beta,cf and ls. 
% ln(param) = ln(10^fit) = fit*ln(10); param = exp(fit*ln(10). 
param = exp(fit.*log(10)); 
cp1 = param(1); 
csub1 = param(2); 
rsub1 = param(3); 
cp2 = param(4); 
csub2 = param(5); 
rsub2 = param(6); 
r0 = param(7); 
lambda = param(8); 
beta = param(9); 
cf = param(10); 
leff = param(11); 
 
% Calculate complex Ys. 
% R(f)=R0[1+lambda*(f^0.5)] 
rsfit = r0.*(1+(lambda.*(fhz.^beta))); 
 
omega = 2.*pi.*fhz; 
 
% Calculate Ys,y21 and y12. 
ysfit = (1./(rsfit + (sqrt(-1).*leff.*omega))) + (sqrt(-1).*cf.*omega); 
%Ys = 1/B = -1/y21; then y21 = -Ys = y12 
y21 = -ysfit; 




% Calculate Y1 and Y2. 
y1fit = 1./((1./((1./rsub1)+(sqrt(-1).*csub1.*omega)))+(1./(sqrt(-1).*cp1.*omega))); 
% Y1 = (D-1)/B; BY1+1= D =-y11/y21; y11= -y21(BY1+1)= -y21[(-Y1/y21)+1]=Y1-y21. 
y11 = y1fit-y21; 
y2fit = 1./((1./((1./rsub2)+(sqrt(-1).*csub2.*omega)))+(1./(sqrt(-1).*cp2.*omega))); 
% Y2 = (A-1)/B; BY2+1= A =-y22/y21; y22= -y21(BY2+1)= -y21[(-Y2/y21)+1]=Y2-y21. 
y22 = y2fit-y21; 
 
% Normalize Y. 
y11 = y11.*50; 
y21 = y21.*50; 
y12 = y12.*50; 
y22 = y22.*50; 
 
% Calculate S from y. 
d = ((1+y11).*(1+y22))-(y12.*y21); 
s11 = (((1-y11).*(1+y22))+(y12.*y21))./d; 
s21 = (-2.*y21)./d; 
s12 = (-2.*y12)./d; 
s22 = (((1+y11).*(1-y22))+(y12.*y21))./d; 
 
% Calculate input impedances. 
yin1fit = y1fit+ysfit; % port 2 grounded. 
zin1fit = 1./yin1fit; 
yin2fit = y2fit+ysfit; % port 1 grounded. 
zin2fit = 1./yin2fit; 
 
sfit = [s11 s21 s12 s22]; 






% # MATLAB function twoportplot.m plot measured and fitted  
% # ys,yp,S, Zin and Q of twoe-port inductor. It saves measured 
% # and fitted MAG[S] and ANG[S] to file *.s,and Q to file *.q. 
% #  






s11mea = sm(:,1); 
s21mea = sm(:,2); 
s12mea = sm(:,3); 
s22mea = sm(:,4); 
s11fit = sf(:,1); 
s21fit = sf(:,2); 
s12fit = sf(:,3); 
s22fit = sf(:,4); 
ysmea = ysm; 
ysfit = ysf; 
y1mea = y1m; 
y1fit = y1f; 
y2mea = y2m; 
y2fit = y2f; 
zin1mea = zm; 
zin2mea = zm; 
zin1fit = zf(:,1); 
zin2fit = zf(:,2); 
rsfit = rs; 
 
magzin1meadb = 20.*log10(abs(zin1mea)); 
magzin2meadb = 20.*log10(abs(zin2mea)); 
magzin1fitdb = 20.*log10(abs(zin1fit)); 
magzin2fitdb = 20.*log10(abs(zin2fit)); 
angzin1meadeg = 180.*angle(zin1mea)./pi; 
angzin2meadeg = 180.*angle(zin2mea)./pi; 
angzin1fitdeg = 180.*angle(zin1fit)./pi; 
angzin2fitdeg = 180.*angle(zin2fit)./pi; 
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% MAG(smea) is in dB. 
mags11meadb = 20.*log10(abs(s11mea)); 
mags21meadb = 20.*log10(abs(s21mea)); 
mags12meadb = 20.*log10(abs(s12mea)); 
mags22meadb = 20.*log10(abs(s22mea)); 
mags11fitdb = 20.*log10(abs(s11fit)); 
mags21fitdb = 20.*log10(abs(s21fit)); 
mags12fitdb = 20.*log10(abs(s12fit)); 
mags22fitdb = 20.*log10(abs(s22fit)); 
 
% ANG(S11) is in degree. 
angs11meadeg = 180.*angle(s11mea)./pi; 
angs21meadeg = 180.*angle(s21mea)./pi; 
angs12meadeg = 180.*angle(s12mea)./pi; 
angs22meadeg = 180.*angle(s22mea)./pi; 
 
angs11fitdeg = 180.*angle(s11fit)./pi; 
angs21fitdeg = 180.*angle(s21fit)./pi; 
angs12fitdeg = 180.*angle(s12fit)./pi; 
angs22fitdeg = 180.*angle(s22fit)./pi; 
 
reysmea = real(ysmea); 
reysfit = real(ysfit); 
rey1mea = real(y1mea); 
rey1fit = real(y1fit); 
rey2mea = real(y2mea); 
rey2fit = real(y2fit); 
imysmea = imag(ysmea); 
imysfit = imag(ysfit); 
imy1mea = imag(y1mea); 
imy1fit = imag(y1fit); 
imy2mea = imag(y2mea); 
imy2fit = imag(y2fit); 
 
q1mea = abs(imag(zin1mea)./real(zin1mea)); 
q1fit = abs(imag(zin1fit)./real(zin1fit)); 
q2mea = abs(imag(zin2mea)./real(zin2mea)); 




% Write data to output file *.smp 
A = [f mags11meadb mags11fitdb angs11meadeg angs11fitdeg ... 
       mags21meadb mags21fitdb angs21meadeg angs21fitdeg ... 
       mags12meadb mags12fitdb angs12meadeg angs12fitdeg ... 
       mags22meadb mags22fitdb angs22meadeg angs22fitdeg ]; 
A = A'; 
filename = strcat(dmbfileprefix,'.smp'); 
s = fopen(filename,'w'); 
fprintf(s,'GHz Mag(S11mea) Mag(S11fit) Ang(S11mea) Ang(S11fit) '); 
fprintf(s,'Mag(S21mea) Mag(S21fit) Ang(S21mea) Ang(S21fit) '); 
fprintf(s,'Mag(S12mea) Mag(S12fit) Ang(S12mea) Ang(S12fit) '); 
fprintf(s,'Mag(S22mea) Mag(S22fit) Ang(S22mea) Ang(S22fit)\n'); 
fprintf(s,'%f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f\n',A); 
fclose(s); 
 
% Write data to output file *.sri 
A = [f real(s11mea) imag(s11mea) real(s21mea) imag(s21mea) ... 
       real(s12mea) imag(s12mea) real(s22mea) imag(s22mea) ... 
       real(s11fit) imag(s11fit) real(s21fit) imag(s21fit) ... 
       real(s12fit) imag(s12fit) real(s22fit) imag(s22fit) ]; 
A = A'; 
filename = strcat(dmbfileprefix,'.sri'); 
s = fopen(filename,'w'); 
fprintf(s,'GHz Re(S11mea) Im(S11mea) Re(S21mea) Im(S21mea) '); 
fprintf(s,'Re(S12mea) Im(S12mea) Re(S22mea) Im(S22mea) '); 
fprintf(s,'Re(S11mod) Im(S11mod) Re(S21mod) Im(S21mod) '); 
fprintf(s,'Re(S12mod) Im(S12mod) Re(S22mod) Im(S22mod)\n'); 
fprintf(s,'%f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f\n',A); 
fclose(s); 
 
% Write data to output file *.q 
A = [f q1mea q2mea q1fit q2fit]; 
A = A'; 
filename = strcat(dmbfileprefix,'.q'); 
q = fopen(filename,'w'); 
fprintf(q,'GHz Measured Q Modeled Q\n'); 





% Write data to output file *.zin 
A = [f magzin1meadb magzin1fitdb angzin1meadeg angzin1fitdeg ... 
       magzin2meadb magzin2fitdb angzin2meadeg angzin2fitdeg ]; 
A = A'; 
filename = strcat(dmbfileprefix,'.smp'); 
s = fopen(filename,'w'); 
fprintf(s,'GHz Mag(Zin1mea) Mag(Zin1fit) Ang(Zin1mea) Ang(Zin1fit) '); 
fprintf(s,'Mag(Zin2mea) Mag(Zin2fit) Ang(Zin2mea) Ang(Zin2fit)\n'); 
fprintf(s,'%f %f %f %f %f %f %f %f\n',A); 
fclose(s); 
 
% Plot Ys. 
figname='Re(Ys)'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(5); 
set(5,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(6); 
set(6,'name',figname,'Position', ... 







% Plot Y1. 
figname='Re(Y1)'; 
% Set chart size 
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scrsz = get(0,'ScreenSize'); 
figure(7); 
set(7,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(8); 
set(8,'name',figname,'Position', ... 







% Plot Y2. 
figname='Re(Y2)'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(9); 
set(9,'name',figname,'Position', ... 








% Set chart size 












% Plot S-parameters. 
figname='MAG(S11)'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(11); 
set(11,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(12); 
set(12,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(13); 
set(13,'name',figname,'Position', ... 










% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(14); 
set(14,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(15); 
set(15,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(16); 
set(16,'name',figname,'Position', ... 










% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(17); 
set(17,'name',figname,'Position', ... 








% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(18); 
set(18,'name',figname,'Position', ... 







% Plot Q1. 
figname ='Q1 port 2 grounded'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(19); 
set(19,'name',figname,'Position', ... 








% Plot Q2. 
figname ='Q2 port 1 grounded'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(20); 
set(20,'name',figname,'Position', ... 








% Plot series resistance. 
figname ='Rs'; 
% Set chart size 
scrsz = get(0,'ScreenSize'); 
figure(21); 
set(21,'name',figname,'Position', ... 











% Initial model parameters file twoportconfig.m used by indmodel.m 
% First line is lower limit parameter values. Second line is guess of 
% parameters. Third line is upper limit parameter values. The unit of 
% parameters are as shown below: 
% [1=Cis1:F,2=Csub1:F,3=Rsub1:Ohm,4=Cis2:F,5=Csub2:F,6=Rsub2:Ohm, 
%  7=R0:Ohm,8=Lambda,9=Beta,10=Cf:F,11=Ls:H] 
% where Lambda,Beta are constants. The number are exponential of 10. :2==>10^2 
% [ -15 -17 1 -16 -17 1 -4 -4 -1 -28 -11 ] % Lower limit. 
% [ -14 -14 1 -14 -14 1 -3 -2 0 -20 -9 ] % Guess values 
% [ -10 -12 3 -10 -12 3 -1 -1 1 -15 -8 ] % Upper limit. 
% Nimit Chomnawang April 17, 2002. 
% Do not delete anything from this line above! 
[ -15 -17 1 -16 -17 1 -4 -4 -1 -28 -11 ] 
[ -14 -14 1 -14 -14 1 -3 -2 0 -20 -9 ] 
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